AP-70

APPLICATION NOTE

Using the Intel MCS®-51 Boolean Processing Capabilities

JOHN WHARTON MICROCONTROLLER APPLICATIONS

April 1980

Order Number: 203830-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996

USING THE INTEL MCS®-51 BOOLEAN PROCESSING CAPABILITIES

CONTENTS	PAGE
1.0 INTRODUCTION	1
2.0 BOOLEAN PROCESSOR OPERATION	2
Processing Elements	3
Direct Bit Addressing	5
Instruction Set	8
Simple Instruction Combinations	10
3.0 BOOLEAN PROCESSOR APPLICATIONS	12
Design Example #1—Bit Permutation .	12
Design Example #2—Software Serial	17
Design Example #3—Combinational Logic Equations	19
Design Example #4—Automotive Dashboard Functions	23
Design Example #5—Complex Control Functions	30
Additional Functions and Uses	39
4.0 SUMMARY	40
APPENDIX A	A-1

1.0 INTRODUCTION

The Intel microcontroller family now has three new members: the Intel 8031, 8051, and 8751 single-chip microcomputers. These devices, shown in Figure 1, will allow whole new classes of products to benefit from recent advances in Integrated Electronics. Thanks to Intel's new HMOS technology, they provide larger program and data memory spaces, more flexible I/O and peripheral capabilities, greater speed, and lower system cost than any previous-generation single-chip micro-computer.

P1.0 — C 1	U	40 - VCC
P1.1 — 🗖 2		39 🗖 — P0.0
P1.2 — 🗖 3		38 🗖 — P0.1
P1.3 — 🗖 4		37 🗖 — P0.2
P1.4 — 🖸 5		36 🗖 — P0.3
P1.5 — 🗖 6		35 🗗 — P0.4
P1.6 — 🗖 7		34 🗖 - P0.5
P1.7 — 🗖 8		33 🗖 — P0.6
RST — 🗖 9		32 🗖 — P0.7
P3.0/RXD — 🗖 10		
P3.1/TXD — 🗖 11		30 🗖 — PROG/ALE
P3.2/INTO - C 12	8031	29 🗖 - PSEN
P3.3/INTI — 🗖 13	8051 8751	28 D - P2.7
P3.4/TO — 🗖 14	••••	27 🗖 - P2.6
P3.5/TI — 🗖 15		26 🗖 — P2.5
P3.6/WR - 🗖 16		25 🗖 — P2.4
P3.7/RD - C 17		24 🗖 — P2.3
XTAL2 - 🗖 18		23 🗖 — P2.2
XTAL1 — 🗖 19		22 - P2.1
vss – 🗖 20		21 🗖 — P2.0
L] 203830–1

Figure 1. 8051 Family Pinout Diagram

Table 1 summarizes the quantitative differences between the members of the MCS®-48 and 8051 families. The 8751 contains 4K bytes of EPROM program memory fabricated on-chip, while the 8051 replaces the EPROM with 4K bytes of lower-cost maskprogrammed ROM. The 8031 has no program memory on-chip; instead, it accesses up to 64K bytes of program memory from external memory. Otherwise, the three new family members are identical. Throughout this Note, the term "8051" will represent all members of the 8051 Family, unless specifically stated otherwise.

The CPU in each microcomputer is one of the industry's fastest and most efficient for numerical calculations on byte operands. But controllers often deal with bits, not bytes: in the real world, switch contacts can only be open or closed, indicators should be either lit or dark, motors are either turned on or off, and so forth. For such control situations the most significant aspect of the MCS[®]-51 architecture is its complete hardware support for one-bit, or *Boolean* variables (named in honor of Mathematician George Boole) as a separate data type.

The 8051 incorporates a number of special features which support the direct manipulation and testing of individual bits and allow the use of single-bit variables in performing logical operations. Taken together, these features are referred to as the MCS-51 *Boolean Processor*. While the bit-processing capabilities alone would be adequate to solve many control applications, their true power comes when they are used in conjunction with the microcomputer's byte-processing and numerical capabilities.

Many concepts embodied by the Boolean Processor will certainly be new even to experienced microcomputer system designers. The purpose of this Application Note is to explain these concepts and show how they are used.

For detailed information on these parts refer to the Intel Microcontroller Handbook, order number 210918. The instruction set, assembly language, and use of the 8051 assembler (ASM51) are further described in the MCS[®]-51 Macro Assembler User's Guide for DOS Systems, order number 122753.

Table 1. Features of Intel's Single-Chip Microcomputers

EPROM Program Memory	ROM Program Memory	External Program Memory	Program Memory (Int/Max)	Data Memory (Bytes)	Instr. Cycle Time	Input/ Output Pins	Interrupt Sources	Reg. Banks
8748	8048	8035	1K 4K	64	2.5 μs	27	2	2
—	8049	8039	2K 4K	128	1.36 μs	27	2	2
8751	8051	8031	4K 64K	128	1.0 µs	32	5	4

2.0 BOOLEAN PROCESSOR OPERATION

The Boolean Processing capabilities of the 8051 are based on concepts which have been around for some time. Digital computer systems of widely varying designs all have four functional elements in common (Figure 2):

- a central processor (CPU) with the control, timing, and logic circuits needed to execute stored instructions:
- a memory to store the sequence of instructions making up a program or algorithm:
- data memory to store variables used by the program: and
- some means of communicating with the outside world.

The CPU usually includes one or more accumulators or special registers for computing or storing values during program execution. The instruction set of such a processor generally includes, at a minimum, operation classes to perform arithmetic or logical functions on program variables, move variables from one place to another, cause program execution to jump or conditionally branch based on register or variable states, and instructions to call and return from subroutines. The program and data memory functions sometimes share a single memory space, but this is not always the case. When the address spaces are separated, program and data memory need not even have the same basic word width.

A digital computer's flexibility comes in part from combining simple fast operations to produce more com-

intel

plex (albeit slower) ones, which in turn link together eventually solving the problem at hand. A four-bit CPU executing multiple precision subroutines can, for example, perform 64-bit addition and subtraction. The subroutines could in turn be building blocks for floatingpoint multiplication and division routines. Eventually, the four-bit CPU can simulate a far more complex "virtual" machine.

In fact, *any* digital computer with the above four functional elements can (given time) complete *any* algorithm (though the proverbial room full of chimpanzees at word processors might first re-create Shakespeare's classics and this Application Note)! This fact offers little consolation to product designers who want programs to run as quickly as possible. By definition, a real-time control algorithm *must* proceed quickly enough to meet the preordained speed constraints of other equipment.

One of the factors determining how long it will take a microcomputer to complete a given chore is the number of instructions it must execute. What makes a given computer architecture particularly well- or poorly-suited for a class of problems is how well its instruction set matches the tasks to be performed. The better the "primitive" operations correspond to the steps taken by the control algorithm, the lower the number of instructions needed, and the quicker the program will run. All else being equal, a CPU supporting 64-bit arithmetic directly could clearly perform floating-point math faster than a machine bogged-down by multiple-precision subroutines. In the same way, direct support for bit manipulation naturally leads to more efficient programs handling the binary input and output conditions inherent in digital control problems.



Figure 2. Block Diagram for Abstract Digital Computer

Processing Elements

The introduction stated that the 8051's bit-handling capabilities alone would be sufficient to solve some control applications. Let's see how the four basic elements of a digital computer—a CPU with associated registers, program memory, addressable data RAM, and I/O capability—relate to Boolean variables.

CPU. The 8051 CPU incorporates special logic devoted to executing several bit-wide operations. All told, there are 17 such instructions, all listed in Table 2. Not shown are 94 other (mostly byte-oriented) 8051 instructions.

Program Memory. Bit-processing instructions are fetched from the same program memory as other arithmetic and logical operations. In addition to the instruc-

Table 2. MCS-51 Boolean Processing Instruction Subset

Mnem	onic	Description	Byte	Cyc
SETB	С	Set Carry flag	1	1
SETB	bit	Set direct Bit	2	1
CLR	С	Clear Carry flag	1	1
CLR	bit	Clear direct bit	2	1
CPL	С	Complement Carry flag	1	1
CPL	bit	Complement direct bit	2	1
MOV	C.bit	Move direct bit to Carry flag	2	1
MOV	bit.C	Move Carry flag to direct bit	2	2
ANL	C.bit	AND direct bit to Carry flag	2	2
ANL	C.bit	AND complement of direct bit to Carry flag	2	2
ORL	C.bit	OR direct bit to Carry flag	2	2
ORL	C.bit	OR complement of direct bit to Carry flag	2	2
JC	rel	Jump if Carry is flag is set	2	2
JNC	rel	Jump if No Carry flag	2	2
JB	bit.rel	Jump if direct Bit set	3	2
JNB	bit.rel	Jump if direct Bit Not set	3	2
JBC	bit.rel	Jump if direct Bit is set & Clear bit	3	2
Addre	ss moo	le abbreviations		
C—Ca	rry flag			
bit—12 bit.	28 soft	vare flags, any I/O pin, contr	ol or s	tatus
rel—A	ll condi	tional jumps include an 8-bit	offset	byte.
Range	is + 12	27 -128 bytes relative to first	t byte c	of the
followi	ng instr	uction.		

All mnemonics copyrighted © Intel Corporation 1980.

tions of Table 2, several sophisticated program control features like multiple addressing modes, subroutine nesting, and a two-level interrupt structure are useful in structuring Boolean Processor-based programs.

Boolean instructions are one, two, or three bytes long, depending on what function they perform. Those involving only the carry flag have either a single-byte opcode or an opcode followed by a conditional-branch destination byte (Figure 3a). The more general instructions add a "direct address" byte after the opcode to specify the bit affected, yielding two or three byte encodings (Figure 3b). Though this format allows potentially 256 directly addressable bit locations, not all of them are implemented in the 8051 family.

opcode		
SETB C CLR C CPL C		
opcode	displacement	
JC JNC	rel rel	
a.) Carry C	ontrol and Test I	nstructions
opcode	bit address	
SETB CLR CPL ANL C, ANL C,/ ORL C,/ ORL C,/ MOV C, MOV	bit bit bit bit bit bit bit,C	
opcode	bit address	displacement
JB	bit,	rel
	bit, bit	rel
b.) Bit Man	ipulation and Tes	st Instructions

Figure 3. Bit Addressing Instruction Formats

AP-70

intel



Data Memory. The instructions in Figure 3b can operate directly upon 144 general purpose bits forming the Boolean processor "RAM." These bits can be used as software flags or to store program variables. Two operand instructions use the CPU's carry flag ("C") as a special one-bit register: in a sense, the carry is a "Boolean accumulator" for logical operations and data transfers. *Input/Output*. All 32 I/O pins can be addressed as individual inputs, outputs, or both, in any combination. Any pin can be a control strobe output, status (Test) input, or serial I/O link implemented via software. An additional 33 individually addressable bits reconfigure, control, and monitor the status of the CPU and all on-chip peripheral functions (timer counters, serial port modes, interrupt logic, and so forth).

(MSI	B)	(LSB)	OV	PSW.2	Overflow flag.
Сү	AC	F0 RS1 RS0 OV — P			Set/cleared by hardware during arithmetic instructions to indi-
Symb	ol Posit	ion Name and Significance			cate overflow conditions.
CY	PSW.	7 Carry flag.	—	PSW.1	(reserved)
		Set/cleared by hardware or software during certain arithme- tic and logical instructions.	Р	PSW.0	Parity flag. Set/cleared by hardware each instruction cycle to indicate an
AC	PSW.	6 Auxiliary Carry flag. Set/cleared by hardware during addition or subtraction instruc-			odd/even number of "one" bits in the accumulator, i.e., even parity.
		tions to indicate carry or borrow out of bit 3.		Note-	the contents of (RS1, RS0) en- able the working register banks
F0	PSW.	5 Flag 0. Set/cleared/tested by software as a user-defined status flag.			as follows: (0,0) - Bank 0 (00H–07H) (0,1) - Bank 1 (08H–0FH)
RS1	PSW.	4 Register bank Select control bits.			(1,0) - Bank 2 (10H–17H) (1,1) - Bank 3 (18H–1FH)
RS0	PSW.	3 1 & 0. Set/cleared by software to determine working register bank (see Note).			

Figure 5. PSW—Program Status Word Organization

(MSI	B)	(LSB)		000	Interrupt 1 input pip
RD	WR T	T0 INT1 INT0 TXD RXD		F 0.0	Low-level or falling-edge trig- gered.
Symb RD	P3.7	n Name and Significance Read data control output. Active low pulse generated by	INT0	P3.2	Interrupt 0 input pin. Low-level or falling-edge trig- gered.
		hardware when external data memory is read.	TXD	P3.1	Transmit Data pin for serial port in UART mode. Clock output in
WR	P3.6	Write data control output.			shift register mode.
		hardware when external data memory is written.	RXD	P3.0	Receive Data pin for serial port in UART mode. Data I/O pin in shift register mode
T1	P3.5	Timer/counter 1 external input or test pin.			
то	P3.4	Timer/counter 0 external input or test pin.			

Figure 6. P3—Alternate I/O Functions of Port 3

Direct Bit Addressing

The most significant bit of the direct address byte selects one of two groups of bits. Values between 0 and 127 (00H and 7FH) define bits in a block of 32 bytes of on-chip RAM, between RAM addresses 20H and 2FH (Figure 4a). They are numbered consecutively from the lowest-order byte's lowest-order bit through the highest-order byte's highest-order bit. Bit addresses between 128 and 255 (80H and 0FFH) correspond to bits in a number of special registers, mostly used for I/O or peripheral control. These positions are numbered with a different scheme than RAM: the five high-order address bits match those of the register's own address, while the three low-order bits identify the bit position within that register (Figure 4b).



Notice the column labeled "Symbol" in Figure 5. Bits with special meanings in the PSW and other registers have corresponding symbolic names. General-purpose (as opposed to carry-specific) instructions may access the carry like any other bit by using the mnemonic CY in place of C, P0, P1, P2, and P3 are the 8051's four I/O ports: secondary functions assigned to each of the eight pins of P3 are shown in Figure 6.

Figure 7 shows the last four bit addressable registers. TCON (Timer Control) and SCON (Serial port Control) control and monitor the corresponding peripherals, while IE (Interrupt Enable) and IP (Interrupt Priority) enable and prioritize the five hardware interrupt sources. Like the reserved hardware register addresses, the five bits not implemented in IE and IP should not be accessed: they can *not* be used as software flags.

Addressable Register Set. There are 20 special function registers in the 8051, but the advantages of bit addressing only relate to the 11 described below. Five potentially bit-addressable register addresses (0C0H, 0C8H, 0D8H, 0E8H, & 0F8H) are being reserved for possible future expansion in microcomputers based on the MCS-51 architecture. Reading or writing non-existent registers in the 8051 series is pointless, and may cause unpredictable results. Byte-wide logical operations can be used to manipulate bits in all *non*-bit addressable registers and RAM.

(MSE	3)					(LSB)	IE1		Interrunt 1 Edge flag	
TF1 TR1 TF0 TR0 IE1 IT1						IE0	IT0		10011.0	Set by hardware when external	
Symb	ol Posit	ion N	lame a	nd Sig	nific	ance				Cleared when interrupt process-	
TF1	TCO	N.7 T S te te	imer 1 Set by h er over errupt p	overfle ardwa flow. proces	ow Fla ire on Clear sed.	ag. timer/ ed wh	'coun- en in-	IT1	TCON.2	ed. Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level	
TR1	TCOT	N.6 T S ti	imer 1 Set/clea mer/co	Run c ared b ounter	ontrol y soft on/o	bit. ware t ff.	o turn	IE0	TCON.1	triggered external interrupts. Interrupt 0 Edge flag. Set by hardware when external	
TF0	TCOT	N.5 T S te	ïmer 0 Set by h er over	overfle ardwa flow.	ow Fla ire on Clear	ag. timer/ ed wh	'coun- en in-			interrupt edge detected. Cleared when interrupt process- ed.	
TR0	тсот	te N.4 T S	errupt p imer 0 Set/clea	roces Run c ared b	sed. ontrol y soft	bit. ware t	o turn	IT0	TCON.0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triagered external interrupts	
		u	11101700	a.) TC	ON_	n. Timer/	/Count	er Control/	Status Re	triggered external interrupts.	
				,						•	
(MSB	3)					(LSB)	BB8	SCON 2	Receive Rit 8	
SM0	SM1	SM2	REN	ТВ	BR	38 TI	RI	TIBO		Set/cleared by hardware to indi	
Symbo	ol Posit	ion N	lame a	nd Sig	nific	ance				ceived.	
SM0	SCO	N.7 S S n	erial po et/clea ote).	ort Mo ared 1	de co by sc	ntrol bi oftware	t 0. (see	ΤI	SCON.1	Transmit Interrupt flag. Set by hardware when byte transmitted. Cleared by soft-	
SM1	SCO	N.6 S S n	erial po et/clea ote).	ort Mo ared 1	de co by sc	ntrol bi oftware	t 1. (see	RI	SCON.0	ware atter servicing. Receive Interrupt flag. Set by hardware when byte re-	
SM2	SCO	N.5 S	erial po et by	ort Mo softwa	de co are to	ntrol bi disab	t 2. Ile re-			ceived. Cleared by software af- ter servicing.	
		c is	eption s zero.	of frar	nes to	or whic	n dit 8		Note-	the state of (SM0, SM1) selects: (0,0)—Shift register I/O	
REN	SCOI	N.4 F S a ti	Receive Set/clea ble/dis on.	r Enat ared b able s	ole co y sof serial	ntrol bi tware data ı	t. to en- recep-			expansion. (0,1)—8-bit UART, variable data rate. (1.0)—9-bit UART, fixed data	
TB8	SCO	N.3 T S te	ransmi Set/clea ermine	t Bit 8 ared b state	y har of ni 9-hit l	dware inth da	to de- ata bit			rate. (1,1)—9-bit UART, variable data rate.	
		u	anomit	b.) S	SCON	—Seri	al Port	Control/St	atus Regi	ister	

Figure 7. Peripheral Configuration Registers

(MS	B)						(LSB)			
EA	—	—	ES	ET1	EX1	ET1	EX0			
Symb	ol Po	ositio	on Nai	me and	l Signif	icance		EX1	IE.2	Enable External interrupt 1 con-
EA	IE	.7	Ena Cle all	able All ared by interru	control y softw pts, in	bit. are to depend	disable lent of			trol bit. Set/cleared by software to enable/disable interrupts from INT1.
			the	state o	of IE.4-	IE.0.		ET0	IE.1	Enable Timer 0 control bit.
—	IE	.6	(res	served)						Set/cleared by software to en-
—	IE	.5								er/counter 0
ES	IE	.4	Ena Set able or F	able Se :/cleare e/disab RI flags	rial port ed by s ole inte	contro oftware rrupts f	l bit. to en- from TI	EX0	IE.0	Enable External interrupt 0 con- trol bit. Set/cleared by software to enable/disable interrupts
ET1	IE	.3	Ena Set able er/e	able Tin :/cleare e/disab counter	ner 1 co ed by se ble inter r 1.	ontrol bi oftware rupts fr c.) IE —	it. e to en- om tim- Interru	pt Enable F	Register	from INTU.
(MS	B)						(LSB)			
—	-	-	PS	PT1	PX1	PT0	PX0			
Symb	ol Po	ositio	on Nai	me and	l Signif	icance		PX1	IP.2	External interrupt 1 Priority con-
	IP IP IP	.7 .6 .5	(res (res (res	served) served) served)	-					trol bit. Set/cleared by software to specify high/low priority inter- rupts for INT1.
PS	IP	.4	Ser Set spe rup	ial port /cleare cify hights for S	Priority ed by gh/low Serial po	contro softwa priority ort.	l bit. are to y inter-	PT0	IP.1	Timer 0 Priority control bit. Set/cleared by software to specify high/low priority inter- rupts for timer/counter 0.
PT1	IP	.3	Tim Set spe rup	her 1 Pri /cleare cify hi ts for ti	iority co ed by gh/low mer/co	ntrol bi softw priority unter 1	t. are to y inter-	PX0	IP.0	External interrupt 0 Priority con- trol bit. Set/cleared by software to specify high/low priority inter- rupts for INT0.
					d.) IF	-Inte	rrupt Pi	iority Cont	trol Regis	ster

Figure 7. Peripheral Configuration Registers (Continued)

The accumulator and B registers (A and B) are normally involved in byte-wide arithmetic, but their individual bits can also be used as 16 general software flags. Added with the 128 flags in RAM, this gives 144 general purpose variables for bit-intensive programs. The program status word (PSW) in Figure 5 is a collection of flags and machine status bits including the carry flag itself. Byte operations acting on the PSW can therefore affect the carry.

Instruction Set

Having looked at the bit variables available to the Boolean Processor, we will now look at the four classes of instructions that manipulate these bits. It may be helpful to refer back to Table 2 while reading this section.

State Control. Addressable bits or flags may be set, cleared, or logically complemented in one instruction cycle with the two-byte instructions SETB, CLR, and CPL. (The "B" affixed to SETB distinguishes it from the assembler "SET" directive used for symbol definition.) SETB and CLR are analogous to loading a bit with a constant: 1 or 0. Single byte versions perform the same three operations on the carry.

The MCS-51 assembly language specifies a bit address in any of three ways:

by a number or expression corresponding to the direct bit address (0–255):

- by the name or address of the register containing the bit, the *dot operator* symbol (a period: "."), and the bit's position in the register (7–0):
- in the case of control and status registers, by the predefined assembler symbols listed in the first columns of Figures 5-7.

Bits may also be given user-defined names with the assembler "BIT" directive and any of the above techniques. For example, bit 5 of the PSW may be cleared by any of the four instructions.

USR_FLG	BIT	PSW.5	; 1	User Symbol Definition
	CLR	0D5H	:	Absolute Addressing
	CLR	PSW.5	; 1	Use of Dot Operator
	CLR	FO	;	Pre-Defined Assembler
	CLR	USR_FLG	;	User-Defined Symbol

Data Transfers. The two-byte MOV instructions can transport any addressable bit to the carry in one cycle, or copy the carry to the bit in two cycles. A bit can be moved between two arbitrary locations via the carry by combining the two instructions. (If necessary, push and pop the PSW to preserve the previous contents of the carry.) These instructions can replace the multi-instruction sequence of Figure 8, a program structure appearing in controller applications whenever flags or outputs are conditionally switched on or off.



Figure 8. Bit Transfer Instruction Operation

Logical Operations. Four instructions perform the logical-AND and logical-OR operations between the carry and another bit, and leave the results in the carry. The instruction mnemonics are ANL and ORL; the absence or presence of a slash mark ("/") before the source operand indicates whether to use the positive-logic value or the logical complement of the addressed bit. (The source operand itself is never affected.)

Bit-test Instructions. The conditional jump instructions "JC rel" (Jump on Carry) and "JNC rel" (Jump on Not Carry) test the state of the carry flag, branching if it is a one or zero, respectively. (The letters "rel" denote relative code addressing.) The three-byte instructions "JB bit.rel" and "JNB bit.rel" (Jump on Bit and Jump on Not Bit) test the state of *any* addressable bit in a similar manner. A fifth instruction combines the Jump on Bit and Clear operations. "JBC bit.rel" conditionally branches to the indicated address, then clears the bit in the same two cycle instruction. This operation is the same as the MCS-48 "JTF" instructions.

All 8051 conditional jump instructions use program counter-relative addressing, and all execute in two cycles. The last instruction byte encodes a signed displacement ranging from -128 to +127. During execution, the CPU adds this value to the incremented program counter to produce the jump destination. Put another way, a conditional jump to the immediately following instruction would encode 00H in the offset byte.

A section of program or subroutine written using only relative jumps to nearby addresses will have the same machine code independent of the code's location. An assembled routine may be repositioned anywhere in memory, even crossing memory page boundaries, without having to modify the program or recompute destination addresses. To facilitate this flexibility, there is an unconditional "Short Jump" (SJMP) which uses relative addressing as well. Since a programmer would have quite a chore trying to compute relative offset values from one instruction to another, ASM51 automatically computes the displacement needed given only the destination address or label. An error message will alert the programmer if the destination is "out of range."

The so-called "Bit Test" instructions implemented on many other microprocessors simply perform the logical-AND operation between a byte variable and a constant mask, and set or clear a zero flag depending on the result. This is essentially equivalent to the 8051 "MOV C.bit" instruction. A second instruction is then needed to conditionally branch based on the state of the zero flag. This does *not* constitute abstract bit-addressing in the MCS-51 sense. A flag exists only as a field within a register: to reference a bit the programmer must know and specify both the encompassing register and the bit's position therein. This constraint severely limits the flexibility of symbolic bit addressing and reduces the machine's code-efficiency and speed.

Interaction with Other Instructions. The carry flag is also affected by the instructions listed in Table 3. It can be rotated through the accumulator, and altered as a side effect of arithmetic instructions. Refer to the User's Manual for details on how these instructions operate.

Simple Instruction Combinations

By combining general purpose bit operations with certain addressable bits, one can "custom build" several hundred useful instructions. All eight bits of the PSW can be tested directly with conditional jump instructions to monitor (among other things) parity and overflow status. Programmers can take advantage of 128 software flags to keep track of operating modes, resource usage, and so forth.

The Boolean instructions are also the most efficient way to control or reconfigure peripheral and I/O registers. All 32 I/O lines become "test pins," for example, tested by conditional jump instructions. Any output pin can be toggled (complemented) in a single instruction cycle. Setting or clearing the Timer Run flags (TR0 and TR1) turn the timer/counters on or off; polling the same flags elsewhere lets the program determine if a timer is running. The respective overflow flags (TF0 and TF1) can be tested to determine when the desired period or count has elapsed, then cleared in preparation for the next repetition. (For the record, these bits are all part of the TCON register, Figure 7a. Thanks to symbolic bit addressing, the programmer only needs to remember the mnemonic associated with each function. In other words, don't bother memorizing control word layouts.)

In the MCS-48 family, instructions corresponding to some of the above functions require specific opcodes. Ten different opcodes serve to clear complement the software flags F0 and F1, enable/disable each interrupt, and start/stop the timer. In the 8051 instruction set, just three opcodes (SETB, CLR, CPL) with a direct bit address appended perform the same functions. Two test instructions (JB and JNB) can be combined with bit addresses to test the software flags, the 8048 I/O pins T0, T1, and INT, and the eight accumulator bits, replacing 15 more different instructions.

Table 4a shows how 8051 programs implement software flag and machine control functions associated with special opcodes in the 8048. In every case the MCS-51 solution requires the same number of machine cycles, and executes 2.5 times faster.

Table 3. Other Instructions Affecting

the Carry Flag

	u	le Carry Flag		
Mnem	onic	Description	Byte	Cyc
ADD	A,Rn	Add register to Accumulator	1	1
ADD	A,direct	Add direct byte to	2	1
ADD	A,@Ri	Add indirect RAM to	1	1
ADD	A,#data	Add immediate data	2	1
ADDC	A,Rn	Add register to Accumulator with	1	1
ADDC	A,direct	Carry flag Add direct byte to Accumulator with	2	1
ADDC	A,@Ri	Carry flag Add indirect RAM to Accumulator with	1	1
ADDC	A,#data	Carry flag Add immediate data	2	1
SUBB	A,Rn	Subtract register from Accumulator with	1	1
SUBB	A,direct	Subtract direct byte	2	1
SUBB	A,@Ri	Subtract indirect RAM from Acc with borrow	1	1
SUBB	A, # data	Subtract immediate data from Acc with borrow	2	1
MUL	AB	Multiply A & B	1	4
DIV	AB	Divide A by B	1	4
DA	A	Decimal Adjust Accumulator	1	1
RLC	А	Rotate Accumulator Left through the Carry	1	1
RRC	A	Rotate Accumulator Right through Carry flag	1	1
CJNE	A,direct.rel	Compare direct byte to Acc & Jump if Not Equal	3	2
CJNE	A,#data.rel	Compare immediate to Acc & Jump if Not Equal	3	2
CJNE	Rn, # data.rel	Compare immed to register & Jump if Not	3	2
CJNE	@Ri,#data.rel	Compare immed to indirect & Jump if Not	3	2

All mnemonics copyrighted © Intel Corporation 1980.

int_{el}.

8048 Instruction		Bytes	Cycles	μ Sec	8x51 Instruction		Bytes	Cycles & μ Sec			
Flag Cont	rol										
ČLR	С	1	1	2.5	CLR	С	1	1			
CPL	F0	1	1	2.5	CPL	F0	2	1			
Flag Test	ing										
JNC	offset	2	2	5.0	JNC	rel	2	2			
JF0	offset	2	2	5.0	JB	F0.rel	3	2			
JB7	offset	2	2	5.0	JB	ACC.7.rel	3	2			
Periphera	l Polling										
JŤO	offset	2	2	5.0	JB	T0.rel	3	2			
JN1	offset	2	2	5.0	JNB	INT0.rel	3	2			
JTF	offset	2	2	5.0	JBC	TF0.rel	3	2			
Machine and Peripheral Control											
STRT	Т	1	1	2.5	SETB	TR0	2	1			
EN	1	1	1	2.5	SETB	EX0	2	1			
DIS	TCNT1	1	1	2.5	CLR	ET0	2	1			

Table 4b. Replacing 8048 Instruction Sequences with Single 8x51 Instructions

Ins	8048 truction	Byt	es	Cycles	μ Sec	In	8051 struction	Bytes	Cycles & μ Sec
Flag Contr Set carry CLR CPL	c C	=	2	2	5.0	SETB	С	1	1
Set Softwa CLR CPL	are Flag F0 F0	=	2	2	5.0	SETB	F0	2	1
Turn Off O ANL	output Pin P1.#0FBH	=	2	2	5.0	CLR	P1.2	2	1
Compleme IN XRL OUTL	ent Output Pin A.P1 A.#04H P1.A	=	4	6	15.0	CPL	P1.2	2	1
Clear Flag MOV MOV ANL	in RAM R0.#FLGADR A.@R0 A.#FLGMASK								
MOV	@R0.A	=	6	6	15.0	CLR	USERFLG	2	1



Table 4b. Replacing 8048 Instruction Sequences with Single 8x51 Instructions (Continued)

								(
8048 Instructio	on	Bytes	Cycles	μ Sec	8x51 Instruction		Bytes	Cycles & μ Sec
Flag Testing Jump if Soft JF0	g: ware Fla \$+4	ag is 0	4	10.0	IND		0	0
JMP C Jump if Accu CPL J JB7 C	offset umulato A offset	= 4 or bit is 0	4	10.0	JINB	⊢0.rei	3	2
CPL /	A	= 4	4	10.0	JNB	ACC.7.rel	3	2
Peripheral P Test if Input IN CPL JB3	Polling Pin is G A.P1 A offset	arounded = 4	5	12.5	JNB	P1.3.rel	3	2
Test if Interr JN1 S	upt Pin i \$+4	is High						
JMP d	offset	= 4	4	10.0	JB	INT0.rel	3	2

3.0 BOOLEAN PROCESSOR APPLICATIONS

So what? Then what does all this buy you?

Qualitatively, nothing. All the same capabilities *could* be (and often have been) implemented on other machines using awkward sequences of other basic operations. As mentioned earlier, any CPU can solve any problem given enough time.

Quantitatively, the differences between a solution allowed by the 8051 and those required by previous architectures are numerous. What the 8051 Family buys you is a faster, cleaner, lower-cost solution to micro-controller applications.

The opcode space freed by condensing many specific 8048 instructions into a few general operations has been used to add new functionality to the MCS-51 architecture—both for byte and bit operations. 144 software flags replace the 8048's two. These flags (and the carry) may be directly set, not just cleared and complemented, and all can be tested for either state, not just one. Operating mode bits previously inaccessible may be read, tested, or saved. Situations where the 8051 instruction set provides new capabilities are contrasted with 8048 instruction sequences in Table 4b. Here the 8051 speed advantage ranges from 5x to 15x!

Combining Boolean and byte-wide instructions can produce great synergy. An MCS-51 based application will prove to be:

- simpler to write since the architecture correlates more closely with the problems being solved:
- easier to debug because more individual instructions have no unexpected or undesirable side-effects:
- more byte efficient due to direct bit addressing and program counter relative branching:
- faster running because fewer bytes of instruction need to be fetched and fewer conditional jumps are processed:
- lower cost because of the high level of system-integration within one component.

These rather unabashed claims of excellence shall not go unsubstantiated. The rest of this chapter examines less trivial tasks simplified by the Boolean processor. The first three compare the 8051 with other microprocessors; the last two go into 8051-based system designs in much greater depth.

Design Example # 1—Bit Permutation

First off, we'll use the bit-transfer instructions to permute a lengthy pattern of bits.

A steadily increasing number of data communication products use encoding methods to protect the security of sensitive information. By law, interstate financial transactions involving the Federal banking system must be transmitted using the Federal Information Processing *Data Encryption Standard* (DES).

Basically, the DES combines eight bytes of "plaintext" data (in binary, ASCII, or any other format) with a 56bit "key", producing a 64-bit encrypted value for transmission. At the receiving end the same algorithm is applied to the incoming data using the same key, reproducing the original eight byte message. The algorithm used for these permutations is fixed; different user-defined keys ensure data privacy.

It is not the purpose of this note to describe the DES in any detail. Suffice it to say that encryption/decryption is a long, iterative process consisting of rotations, exclusive -OR operations, function table look-ups, and an extensive (and quite bizarre) sequence of bit permutation, packing, and unpacking steps. (For further details refer to the June 21, 1979 issue of **Electronics** magazine.) The bit manipulation steps are included, it is rumored, to impede a general purpose digital supercomputer trying to "break" the code. Any algorithm implementing the DES with previous generation microprocessors would spend virtually all of its time diddling bits.

The bit manipulation performed is typified by the Key Schedule Calculation represented in Figure 9. This step is repeated 16 times for each key used in the course of a transmission. In essence, a seven-byte, 56-bit "Shifted Key Buffer" is transformed into an eight-byte, "Permutation Buffer" without altering the shifted Key. The arrows in Figure 9 indicate a few of the translation steps. Only six bits of each byte of the Permutation Buffer are used; the two high-order bits of each byte are cleared. This means only 48 of the 56 Shifted Key Buffer bits are used in any one iteration. Different microprocessor architectures would best implement this type of permutation in different ways. Most approaches would share the steps of Figure 10a:

- Initialize the Permutation Buffer to default state (ones or zeroes):
- Isolate the state of a bit of a byte from the Key Buffer. Depending on the CPU, this might be accomplished by rotating a word of the Key Buffer through a carry flag or testing a bit in memory or an accumulator against a mask byte:
- Perform a conditional jump based on the carry or zero flag if the Permutation Buffer default state is correct:
- Otherwise reverse the corresponding bit in the permutation buffer with logical operations and mask bytes.

Each step above may require several instructions. The last three steps must be repeated for all 48 bits. Most microprocessors would spend 300 to 3,000 microseconds on each of the 16 iterations.

Notice, though, that this flow chart looks a lot like Figure 8. The Boolean Processor can permute bits by simply moving them from the source to the carry to the destination—a total of two instructions taking four bytes and three microseconds per bit. Assume the Shifted Key Buffer and Permutation Buffer both reside in bit-addressable RAM, with the bits of the former assigned symbolic names SKB_1, SKB_2, ... SKB_ 56, and that the bytes of the latter are named PB_1, ... PB_8. Then working from Figure 9, the software for the permutation algorithm would be that of Example 1a. The total routine length would be 192 bytes, requiring 144 microseconds.



Figure 9. DES Key Schedule Transformation



Figure 10a. Flowchart for Key Permutation Attempted with a Byte Processor



Figure 10b. DES Key Permutation with Boolean Processor

The algorithm of Figure 10b is just slightly more efficient in this time-critical application and illustrates the synergy of an integrated byte and bit processor. The bits needed for each byte of the Permutation Buffer are assimilated by loading each bit into the carry (1 μ s.) and shifting it into the accumulator (1 μ s.). Each byte is stored in RAM when completed. Forty-eight bits thus need a total of 112 instructions, some of which are listed in Example 1b.

Worst-case execution time would be 112 microseconds, since each instruction takes a single cycle. Routine length would also decrease, to 168 bytes. (Actually, in the context of the complete encryption algorithm, each permuted byte would be processed as soon as it is assimilated—saving memory and cutting execution time by another 8 μ s.)

To date, most banking terminals and other systems using the DES have needed special boards or peripheral controller chips just for the encryption/decryption process, and still more hardware to form a serial bit stream for transmission (Figure 11a). An 8051 solution could pack most of the entire system onto the one chip (Figure 11b). The whole DES algorithm would require less than one-fourth of the on-chip program memory, with the remaining bytes free for operating the banking terminal (or whatever) itself.

Moreover, since transmission and reception of data is performed through the on-board UART, the unencrypted data (plaintext) never even exists outside the microcomputer! Naturally, this would afford a high degree of security from data interception.

intel

Example 1. DES Key Permutation Software.				
a.) "Brute I	Force" technique			
MOM	A GUP 1			
MOV				
MOV				
MOV	$PR \neq 0$			
MOV	C SKB 3			
MOV	PR 2 5 0			
MOV	C SKB 4			
MOV	PB 1.0.C			
•••				
MOV	C,SKB_55			
MOV	PB_5.0,C			
MOV	C,SKB_56			
MOV	PB_7.2,C			
b.) Using A	ccumulator to Collect Bits			
0				
CLR	A			
MOV	C,SKB_14			
RLC	A			
MOV	C,SKB_17			
RLC	A			
MOV	C,SKB_11			
RLC	A			
MOV	C,SKB_24			
REC				
MUV	C,SKB_I			
MOV	A C CVR F			
RT.C	A SKD_0			
MOV				
1410 4				
MOV	C,SKB_29			
RLC	A			
MOV	C,SKB_32			
RLC	Α			
MOV	PB_8,A			



Figure 11. Secure Banking Terminal Block Diagram

Design Example #2—Software Serial I/O

An exercise often imposed on beginning microcomputer students is to write a program simulating a UART. Though doing this with the 8051 Family may appear to be a moot point (given that the hardware for a full UART is on-chip), it is still instructive to see how it would be done, and maintains a product line tradition.

As it turns out, the 8051 microcomputers can receive or transmit serial data via software very efficiently using the Boolean instruction set. Since any I/O pin may be a serial input or output, several serial links could be maintained at once.

Figures 12a and 12b show algorithms for receiving or transmitting a byte of data. (Another section of program would invoke this algorithm eight times, synchronizing it with a start bit, clock signal, software delay, or timer interrupt.) Data is received by testing an input pin, setting the carry to the same state, shifting the carry into a data buffer, and saving the partial frame in internal RAM. Data is transmitted by shifting an output buffer through the carry, and generating each bit on an output pin.

A side-by-side comparison of the software for this common "bit-banging" application with three different microprocessor architectures is shown in Table 5a and 5b. The 8051 solution is more efficient than the others on every count!



Figure 12. Serial I/O Algorithms

a.) Input Routine.		
8085	8048	8051
IN SERPORT		MOV C.SERPIN
ANI MASK	CLR C	
JZ LO	JNT0 LO	
СМС	CPL C	
LO: LX1 HL,SERBUF	MOV R0.#SERBUF	
MOV A.M	MOV A.@R0	MOV A.SERBUF
RR	RRC A	RRC A
MOV M,A	MOV @R0.A	MOV SERBUF.A
RESULTS:		
8 INSTRUCTIONS	7 INSTRUCTIONS	4 INSTRUCTIONS
14 BYTES	9 BYTES	7 BYTES
56 STATES	9 CYCLES	4 CYCLES
19 uSEC.	22.5 uSEC.	4 uSEC.
b.) Output Routine.		
8085	8048	8051
LX1 HL.SERBUF	MOV R0.#SERBUF	
MOV A,M	MOV A.@R0	MOV A.SERBUF
RR	RRC A	RRC A
MOV M.A	MOV @R0,A	MOV SERBUF.A
IN SERPORT		
JC HI	JC HI	
LO: ANI NOT MASK	ANL SERPRT#NOT MASK	MOV SERPIN.C
JMP CNI	JMP CNT	
HI: ORI MASK ONT-OUT SERDORT	HE ORL SERPREMASK	
CNLOUT SERPORT	CNI:	
RESULTS:		
10 INSTRUCTIONS	8 INSTRUCTIONS	4 INSTRUCTIONS
20 BYTES	13 BYTES	7 BYTES

Table 5. Serial I/O Programs for Various Microprocessors

Design Example #3—Combinatorial Logic Equations

Next we'll look at some simple uses for bit-test instructions and logical operations. (This example is also presented in Application Note AP-69.)

Virtually all hardware designers have solved complex functions using combinatorial logic. While the hardware involved may vary from relay logic, vacuum tubes, or TTL or to more esoteric technologies like fluidics, in each case the goal is the same: to solve a problem represented by a logical function of several Boolean variables. Figure 13 shows TTL and relay logic diagrams for a function of the six variables U through Z. Each is a solution of the equation.

$$Q = (U \bullet (V + W)) + (X \bullet \overline{Y}) + \overline{Z}$$

Equations of this sort might be reduced using Karnaugh Maps or algebraic techniques, but that is not the purpose of this example. As the logic complexity increases, so does the difficulty of the reduction process. Even a minor change to the function equations as the design evolves would require tedious re-reduction from scratch.



Figure 13. Hardware Implementations of Boolean Functions

For the sake of comparison we will implement this function three ways, restricting the software to three proper subsets of the MCS-51 instruction set. We will also assume that U and V are input pins from different input ports, W and X are status bits for two peripheral controllers, and Y and Z are software flags set up earlier in the program. The end result must be written to an output pin on some third port. The first two implementations follow the flow-chart shown in Figure 14. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP—as soon as the proper result has been determined. These exits then rewrite the output port with the result bit respectively one or zero.



Figure 14. Flow Chart for Tree-Branching Algorithm

Other digital computers must solve equations of this type with standard word-wide logical instructions and conditional jumps. So for the first implementation, we won't use any generalized bit-addressing instructions. As we shall soon see, being constrained to such an instruction subset produces somewhat sloppy software solutions. MCS-51 mnemonics are used in Example 2a: other machines might further cloud the situation by requiring operation-specific mnemonics like INPUT, OUTPUT, LOAD, STORE, etc., instead of the MOV mnemonic used for all variable transfers in the 8051 instruction set. The code which results is cumbersome and error prone. It would be difficult to prove whether the software worked for all input combinations in programs of this sort. Furthermore, execution time will vary widely with input data.

Thanks to the direct bit-test operations, a single instruction can replace each move mask conditional jump sequence in Example 2a, but the algorithm would be equally convoluted (see Example 2b). To lessen the confusion "a bit" each input variable is assigned a symbolic name.

A more elegant and efficient implementation (Example 2c) strings together the Boolean ANL and ORL functions to generate the output function with straight-line code. When finished, the carry flag contains the result, which is simply copied out to the destination pin. No flow chart is needed—code can be written directly from the logic diagrams in Figure 14. The result is simplicity itself: fast, flexible, reliable, easy to design, and easy to debug.

An 8051 program can simulate an N-input AND or OR gate with at most N + 1 lines of source program one for each input and one line to store the results. To simulate NAND and NOR gates, complement the carry after computing the function. When some inputs to the gate have "inversion bubbles", perform the ANL or ORL operation on inverted operands. When the first input is inverted, either load the operand into the carry and then complement it, or use DeMorgan's Theorem to convert the gate to a different form.

Example 2. Software Solutions to Logic Function of Figure 13.

a.) Using only byte-wide logical instructions :BFUNCI SOLVE RANDOM LOGIC FUNCTION OF 6 VARIABLES ; BY LOADING AND MASKING ; THE APPROPRIATE BITS IN ; THE ACCUMULATOR. THEN ; ; EXECUTING CONDITIONAL ; JUMPS BASED ON ZERO ; CONDITION. (APPROACH USED ; BY BYTE-ORIENTED ARCHITECTURES.) BYTE AND ; ; MASK VALUES CORRESPOND TO RESPECTIVE BYTE ADDRESS ; AND BIT POSITIONS. ; OUTBUF DATA 22H ;OUTPUT PIN STATE MAP ;

TESTV: MOV A.P2	U BIT P1.1
ANT A. #00000100B	V BIT P2.2
INZ TESTU	
MOV A TCON	
ANT. A #0010000B	
T7 TECTY	
ANT A #0000010P	
INZ SETO	
JNG PELA	ILDI_V; JD V, ILDI_U
ILSIA: MUV A,ICUN	JND W,IESI_A
ANL A,#00001000B	TEST_U: JB U, SET_Q
JZ TESTZ	TEST_X: JNB X, TEST_Z
MOV A,20H	JNB Y,SET_Q
ANL A,#0000001B	TEST_Z: JNB Z,SET_Q
JZ SETQ	CTK_Ő: CTK Ő
TESTZ: MOV A,21H	JMP NXTTST
ANL A,#00000010B	SET_Q: SETB Q
JZ SETQ	NXTTST: (CONTINUATION OF
CLRQ: MOV A,OUTBUF	:PROGRAM)
ANL A,#11110111B	
JMP OUTQ	c.) Using logical operations on Boolean variables
SETQ: MOV A,OUTBUF	:FUNC3 SOLVE A RANDOM LOGIC
ORL A,#00001000B	: FUNCTION OF 6 VARIABLES
OUTQ: MOV OUTBUF,A	USING STRAIGHT_LINE
MOV P3,A	LOGICAL INSTRUCTIONS ON
	MCS-51 BOOLEAN VARIABLES.
b.) Using only bit-test instructions	
BFUNC2 SOLVE A RANDOM LOGIC	MOV C,V
: FUNCTION OF 6 VARIABLES	ORL C.W ;OUTPUT OF OR GATE
BY DIRECTLY POLLING EACH	ANL C.U ;OUTPUT OF TOP AND GATE
BIT. (APPROACH USING	MOV FO.C :SAVE INTERMEDIATE STATE
MCS-51 UNIQUE BIT-TEST	MOV C.X
: INSTRUCTION CAPABILITY.)	ANL C.Y ;OUTPUT OF BOTTOM AND GATE
SYMBOLS USED IN LOGIC	ORL C, FO ;INCLUDE VALUE SAVED ABOVE
; DIAGRAM ASSIGNED TO	ORL C,Z ;INCLUDE LAST INPUT
CORRESPONDING 8x51 BIT	VARIABLE
ADDRESSES.	MOV Q,C ;OUTPUT COMPUTED RESULT

An upper-limit can be placed on the complexity of software to simulate a large number of gates by summing the total number of inputs and outputs. The *actual* total should be somewhat shorter, since calculations can be "chained," as shown. The output of one gate is often the first input to another, bypassing the intermediate variable to eliminate two lines of source.

Design Example #4—Automotive Dashboard Functions

Now let's apply these techniques to designing the software for a complete controller system. This application is patterned after a familiar real-world application which isn't nearly as trivial as it might first appear: automobile turn signals. Imagine the three position turn lever on the steering column as a single-pole, triple-throw toggle switch. In its central position all contacts are open. In the up or down positions contacts close causing corresponding lights in the rear of the car to blink. So far very simple.

Two more turn signals blink in the front of the car, and two others in the dashboard. All six bulbs flash when an emergency switch is closed. A thermo-mechanical relay (accessible under the dashboard in case it wears out) causes the blinking.

Applying the brake pedal turns the tail light filaments on constantly... unless a turn is in progress, in which case the blinking tail light is not affected. (Of course, the front turn signals and dashboard indicators are not affected by the brake pedal.) Table 6 summarizes these operating modes.

	Input	Signals			Output S	ignals	
Brake Switch	Emerg. Switch	Left Turn Switch	Right Turn Switch	Left Front & Dash	Right Front & Dash	Left Rear	Right Rear
0	0	0	0	Off	Off	Off	Off
0	0	0	1	Off	Blink	Off	Blink
0	0	1	0	Blink	Off	Blink	Off
0	1	0	0	Blink	Blink	Blink	Blink
0	1	0	1	Blink	Blink	Blink	Blink
0	1	1	0	Blink	Blink	Blink	Blink
1	0	0	0	Off	Off	On	On
1	0	0	1	Off	Blink	On	Blink
1	0	1	0	Blink	Off	Blink	On
1	1	0	0	Blink	Blink	On	On
1	1	0	1	Blink	Blink	On	Blink
1	1	1	0	Blink	Blink	Blink	On

Table 6. Truth Table for Turn-Signal Operation

AP-70



But we're not done yet. Each of the exterior turn signal (but not the dashboard) bulbs has a second, somewhat dimmer filament for the parking lights. Figure 15 shows TTL circuitry which could control all six bulbs. The signals labeled "High Freq." and "Low Freq." represent two square-wave inputs. Basically, when one of the turn switches is closed or the emergency switch is activated the low frequency signal (about 1 Hz) is gated through to the appropriate dashboard indicator(s) and turn signal(s). The rear signals are also activated when the brake pedal is depressed provided a turn is not being made in the same direction. When the parking light switch is closed the higher frequency oscillator is gated to each front and rear turn signal, sustaining a low-intensity background level. (This is to eliminate the need for additional parking light filaments.)

In most cars, the switching logic to generate these functions requires a number of multiple-throw contacts. As many as 18 conductors thread the steering column of some automobiles solely for turn-signal and emergency blinker functions. (The author discovered this recently to his astonishment and dismay when replacing the whole assembly because of one burned contact.)

A multiple-conductor wiring harness runs to each corner of the car, behind the dash, up the steering column, and down to the blinker relay below. Connectors at each termination for each filament lead to extra cost and labor during construction, lower reliability and safety, and more costly repairs. And considering the system's present complexity, increasing its reliability or detecting failures would be quite difficult.

There are two reasons for going into such painful detail describing this example. First, to show that the messiest part of many system designs is determining what the controller should do. Writing the software to solve these functions will be comparatively easy. Secondly, to show the many potential failure points in the system. Later we'll see how the peripheral functions and intelligence built into a microcomputer (with a little creativity) can greatly reduce external interconnections and mechanical part count.

The Single-Chip Solution

The circuit shown in Figure 16 indicates five input pins to the five input variables—left-turn select, right-turn select, brake pedal down, emergency switch on, and parking lights on. Six output pins turn on the front, rear, and dashboard indicators for each side. The microcomputer implements all logical functions through software, which periodically updates the output signals as time elapses and input conditions change.



Figure 15. TTL Logic Implementation of Automotive Turn Signals



Figure 16. Microcomputer Turn-Signal Connections

Design Example #3 demonstrated that symbolic addressing with user-defined bit names makes code and documentation easier to write and maintain. Accordingly, we'll assign these I/O pins names for use throughout the program. (The format of this example will differ somewhat from the others. Segments of the overall program will be presented in sequence as each is described.)

;			
;	INF	PUT PI	N DECLARATIONS:
;(ALL]	INPU	IS ARE	POSITIVE-TRUE LOGIC)
;			
BRAKE	BIT	P1.0	;BRAKE PEDAL
			;DEPRESSED
EMERG	BIT	P1.1	;EMERGENCY BLINKER
			;ACTIVATED
PARK	BIT	P1.2	;PARKING LIGHTS ON
I_TURN	BIT	P1.3	;TURN LEVER DOWN
R_TURN	BIT	P1.4	;TURN LEVER UP
;			
;	OUT	PUT P	IN DECLARATIONS:
;			
I_FRNT	BIT	P1.5	;FRONT LEFT-TURN
			;INDICATOR
R_FRNT	BIT	P1.6	;FRONT RIGHT-TURN
			;INDICATOR
I_DASH	BIT	P1.7	;DASHBOARD LEFT-TURN
			;INDICATOR

R_DASH BIT	P2.0	;DASHBOARD RIGHT-
		;TURN INDICATOR
I_REAR BIT	P2.1	;REAR LEFT-TURN
		;INDICATOR
R_REAR BIT	P2.2	;REAR RIGHT-TURN
		;INDICATOR
;		

Another key advantage of symbolic addressing will appear further on in the design cycle. The locations of cable connectors, signal conditioning circuitry, voltage regulators, heat sinks, and the like all affect P.C. board layout. It's quite likely that the somewhat arbitrary pin assignment defined early in the software design cycle will prove to be less than optimum; rearranging the I/O pin assignment could well allow a more compact module, or eliminate costly jumpers on a single-sided board. (These considerations apply especially to automotive and other cost-sensitive applications needing singlechip controllers.) Since other architectures mask bytes or use "clever" algorithms to isolate bits by rotating them into the carry, re-routing an input signal (from bit 1 of port 1, for example, to bit 4 of port 3) could require extensive modifications throughout the software.

The Boolean Processor's direct bit addressing makes such changes absolutely trivial. The number of the port containing the pin is irrelevent, and masks and complex



program structures are not needed. Only the initial Boolean variable declarations need to be changed; ASM51 automatically adjusts all addresses and symbolic references to the reassigned variables. The user is assured that no additional debugging or software verification will be required.

```
;INTERRUPT RATE SUBDIVIDER
SUB_DIV
          DATA
                    20H
;HIGH-FREQUENCY OSCILLATOR BIT
HI_FREQ
                    SUB_DIV.0
          BIT
;LOW-FREQUENCY OSCILLATOR BIT
LO_FREQ
          BIT
                    SUB_DIV,7
;
          ORG
                    0000H
JMP
          INIT
;
          ORG
                    100H
;PUT TIMER O IN MODE 1
INIT;
          MOV
                    TMOD,#0000001B
;INITIALIZE TIMER REGISTERS
          MOV
                    TL0,#0
          MOV
                    TH0,#-16
SUBDIVIDE INTERRUPT RATE BY 244
          MOV
                    SUB_DIV,#244
:ENABLE TIMER INTERRUPTS
          SETR
                    ETO
;GLOBALLY ENABLE ALL INTERRUPTS
          SETB
                    ΕA
;START TIMER
          SETB
                    TRO
;(CONTINUE WITH BACKGROUND PROGRAM)
;PUT TIMER O IN MODE 1
;INITIALIZE TIMER REGISTERS
;SUBDIVIDE INTERRUPT RATE BY 244
;ENABLE TIMER INTERRUPTS
;GLOBALLY ENABLE ALL INTERRUPTS
:START TIMER
```

Timer 0 (one of the two on-chip timer counters) replaces the thermo-mechanical blinker relay in the dashboard controller. During system initialization it is configured as a timer in mode 1 by setting the least significant bit of the timer mode register (TMOD). In this configuration the low-order byte (TL0) is incremented every machine cycle, overflowing and incrementing the high-order byte (TH0) every 256 μ s. Timer interrupt 0 is enabled so that a hardware interrupt will occur each time TH0 overflows.

An eight-bit variable in the bit-addressable RAM array will be needed to further subdivide the interrupts via software. The lowest-order bit of this counter toggles very fast to modulate the parking lights: bit 7 will be "tuned" to approximately 1 Hz for the turn- and emergency-indicator blinking rate.

Loading TH0 with -16 will cause an interrupt after 4.096 ms. The interrupt service routine reloads the high-order byte of timer 0 for the next interval, saves the CPU registers likely to be affected on the stack, and then decrements SUB_DIV. Loading SUB_DIV. with 244 initially and each time it decrements to zero will produce a 0.999 second period for the highest-order bit.

```
ORG 000BH ;TIMER O SERVICE VECTOR
MOV THO,#-16
PUSH PSW
PUSH ACC
PUSH B
DJNZ SUB_DIV,TOSERV
MOV SUB_DIV,#244
```

The code to sample inputs, perform calculations, and update outputs—the real "meat" of the signal controller algorithm—may be performed either as part of the interrupt service routine or as part of a background program loop. The only concern is that it must be executed at least serveral dozen times per second to prevent parking light flickering. We will assume the former case, and insert the code into the timer 0 service routine.

First, notice from the logic diagram (Figure 15) that the subterm (PARK • H_FREQ), asserted when the parking lights are to be on dimly, figures into four of the six output functions. Accordingly, we will first compute that term and save it in a temporary location named "DIM". The PSW contains two general purpose flags: F0, which corresponds to the 8048 flag of the same name, and PSW.1. Since the PSW has been saved and will be restored to its previous state after servicing the interrupt, we can use either bit for temporary storage.

This simple three-line section of code illustrates a remarkable point. The software indicates in very abstract terms exactly what function is being performed, inde-

pendent of the hardware configuration. The fact that these three bits include an input pin, a bit within a program variable, and a software flag in the PSW is totally invisible to the programmer.

Now generate and output the dashboard left turn sig-

Г

ORL C,DIM	;AND PARKING
MOV L_REAR,C	;LIGHT FUNCTION ;AND OUTPUT TO ;TURN SIGNAL

Now generate and output the dashboard left turn signal.

:		
MOV	C,L_TURN	;SET CARRY IF ;TURN
ORL	C,EMERG	;OR EMERGENCY ;SELECTED
ANL	C,LO_FREQ	;GATE IN 1 HZ ;SIGNAL
MOV	I_DASH,C	;AND OUTPUT TO ;DASHBOARD

To generate the left front turn signal we only need to add the parking light function in F0. But notice that the function in the carry will also be needed for the rear signal. We can save effort later by saving its current state in F0.

:		
MOV	FO,C	;SAVE FUNCTION
		;SO FAR
ORL	C,DIM	;ADD IN PARKING
		;LIGHT FUNCTION
MOV	L_FRNT,C	;AND OUTPUT TO
		;TURN SIGNAL

Finally, the rear left turn signal should also be on when the brake pedal is depressed, provided a left turn is not in progress.

MOV C,BRAKE	GATE BRAKE
	PEDAL SWITCH
ANL C,L_TURN	;WITH TURN
	•LEVER
	,
ORL C,FO	;INCLUDE TEMP.
	WARTARLE FROM DACH
	,VANIADEE FROM DASH

Now we have to go through a similar sequence for the right-hand equivalents to all the left-turn lights. This also gives us a chance to see how the code segments above look when combined.

MOV C.R_TURN	;SET CARRY H- :TURN
ORL C.EMERG	;OR EMERGENCY SELECTED
ANL C,LO_FREQ	;IF SO. GATE IN 1 :HZ SIGNAL
MOV R_DASH.C	;AND OUTPUT TO :DASHBOARD
MOV FO.C	SAVE FUNCTION
ORL C.DIM	ADD IN PARKING
MOV R_FRNT.C	AND OUTPUT TO
MOV C.BRAKE	GATE BRAKE
ANL C. R_TURN	WITH TURN
ORL C.FO	;INCLUDE TEMP. ;VARIABLE FROM
ORL C.DIM	AND PARKING
MOV R_REAR.C	;AND OUTPUT TO ;TURN SIGNAL

(The perceptive reader may notice that simply rearranging the steps could eliminate one instruction from each sequence.)

Now that all six bulbs are in the proper states, we can return from the interrupt routine, and the program is finished. This code essentially needs to reverse the status saving steps at the beginning of the interrupt.

Table 7. Non-Trivial Duty Cycles

		Su	b_C)iv Bi	its					D	uty Cycle	s		
7	6	5	4	3	2	1	0	12.5%	25.0%	37.5%	50.0%	62.5%	75.0%	87.5%
Х	Х	Х	Х	Х	0	0	0	Off	Off	Off	Off	Off	Off	Off
Х	Х	Х	Х	Х	0	0	1	Off	Off	Off	Off	Off	Off	On
Х	Х	Х	Х	Х	0	1	0	Off	Off	Off	Off	Off	On	On
Х	Х	Х	Х	Х	0	1	1	Off	Off	Off	Off	On	On	On
Х	Х	Х	Х	Х	1	0	0	Off	Off	Off	On	On	On	On
Х	Х	Х	Х	Х	1	0	1	Off	Off	On	On	On	On	On
Х	Х	Х	Х	Х	1	1	0	Off	On	On	On	On	On	On
Х	Х	Х	Х	Х	1	1	1	On	On	On	On	On	On	On

27

AP-	70
-----	----

POP B	;RESTORE CPU :REGISTERS.	
POP ACC POP PSW RETI	,	

Program Refinements. The luminescence of an incandescent light bulb filament is generally non-linear: the 50% duty cycle of HI_FREQ may not produce the desired intensity. If the application requires, duty cycles of 25%, 75%, etc. are easily achieved by ANDing and ORing in additional low-order bits of SUB_DIV. For example, 30 H/ signals of seven different duty cycles could be produced by considering bits 2–0 as shown in Table 7. The only software change required would be to the code which sets-up variable DIM;

MOV	C,SUB_DIV.1	;START WITH 50 :PERCENT
ANL	C,SUB_DIV.0	;MASK DOWN TO 25 :PERCENT
ORL	C,SUB_DIV.2	AND BUILD BACK TO
MOV	DIM,C	;DUTY CYCLE FOR ;PARKING LIGHTS.

Interconnections increase cost and decrease reliability. The simple buffered pin-per-function circuit in Figure 16 is insufficient when many outputs require higher-than-TTL drive levels. A lower-cost solution uses the 8051 serial port in the shift-register mode to augment I/O. In mode 0, writing a byte to the serial port data buffer (SBUF) causes the data to be output sequentially through the "RXD" pin while a burst of eight clock pulses is generated on the "TXD" pin. A shift register connected to these pins (Figure 17) will load the data byte as it is shifted out. A number of special peripheral

intel

driver circuits combining shift-register inputs with high drive level outputs have been introduced recently.

Cascading multiple shift registers end-to-end will expand the number of outputs even further. The data rate in the I/O expansion mode is one megabaud, or 8 μ s. per byte. This is the mode which the serial port defaults to following a reset, so no initialization is required.

The software for this technique uses the B register as a "map" corresponding to the different output functions. The program manipulates these bits instead of the output pins. After all functions have been calculated the B register is shifted by the serial port to the shift-register driver. (While some outputs may glitch as data is shifted through them, at 1 Megabaud most people wouldn't notice. Some shift registers provide an "enable" bit to hold the output states while new data is being shifted in.)

This is where the earlier decision to address bits symbolically throughout the program is going to pay off. This major I/O restructuring is nearly as simple to implement as rearranging the input pins. Again, only the bit declarations need to be changed.

I_FRNT	BIT	B.O	;FRONT LEFT-TURN :INDICATOR
R_FRNT	BIT	B.1	FRONT RIGHT-TURN
I_DASH	BIT	B.2	;DASHBOARD LEFT-TURN
R_DASH	BIT	B.3	;DASHBOARD RIGHT-TURN
I_REAR	BIT	B.4	;INDICATOR ;REAR LEFT-TURN
R_REAR	BIT	B.5	;INDICATOR ;REAR RIGHT-TURN ;INDICATOR



Figure 17. Output Expansion Using Serial Port

The original program to compute the functions need not change. After computing the output variables, the control map is transmitted to the buffered shift register through the serial port.

MOV SBUF, B ;LOAD BUFFER AND TRANSMIT

The Boolean Processor solution holds a number of advantages over older methods. Fewer switches are required. Each is simpler, requiring fewer poles and lower current contacts. The flasher relay is eliminated entirely. Only six filaments are driven, rather than 10. The wiring harness is therefore simpler and less expensive one conductor for each of the six lamps and each of the five sensor switches. The fewer conductors use far fewer connectors. The whole system is more reliable.

And since the system is much simpler it would be feasible to implement redundancy and or fault detection on the four main turn indicators. Each could still be a standard double filament bulb, but with the filaments driven in parallel to tolerate single-element failures.

Even with redundancy, the lights will eventually fail. To handle this inescapable fact current or voltage sensing circuits on each main drive wire can verify that each bulb and its high-current driver is functioning properly. Figure 18 shows one such circuit.

Assume all of the lights are turned on except one: i.e., all but one of the collectors are grounded. For the bulb which is turned off, if there is continuity from +12V through the bulb base and filament, the control wire, all connectors, and the P.C. board traces, and if the transistor is indeed not shorted to ground, then the collector will be pulled to +12V. This turns on the base of Q8 through the corresponding resistor, and grounds the input pin, verifying that the bulb circuit is operational. The continuity of each circuit can be checked by software in this way.



Figure 18



Now turn *all* the bulbs on, grounding all the collectors. Q7 should be turned off, and the Test pin should be high. However, a control wire shorted to +12V or an open-circuited drive transistor would leave one of the collectors at the higher voltage even now. This too would turn on Q7, indicating a different type of failure. Software could perform these checks once per second by executing the routine every time the software counter SUB_DIV is reloaded by the interrupt routine.

```
DJNZ SUB_DIV, TOSERV
MOV SUB_DIV, #244
                     ;RELOAD COUNTER
                     ;SET CONTROL
ORL P1,#11100000B
                     ;OUTPUTS HIGH
ORL P2,#00000111B
                     ;FLOAT DRIVE
CLR I_FRNT
                     ;COLLECTOR
JB TO, FAULT
                     :TO SHOULD BE
                     ;PULLED LOW
SETB L_FRNT
                     PULL COLLECTOR
                     ;BACK DOWN
    CLR L_DASH
    .TR
         TO,FAULT
    SETB L_DASH
    CLR L_REAR
         TO,FAULT
    J.B
    SETB L_REAR
    CLR R_FRNT
         TO,FAULT
    JB
    SETB R_FRNT
    CLR R_DASH
         TO,FAULT
    JB
    SETB R_DASH
    CLR R_REAR
    JB
         TO, FAULT
    SETB R_REAR
WITH ALL COLLECTORS GROUNDED. TO
SHOULD BE HIGH
:IF SO. CONTINUE WITH INTERRUPT
ROUTINE.
  JB TO, TOSERV
FAULT:
                     :ELECTRICAL
                     ;FAILURE
                     ;PROCESSING
                     ;ROUTINE
                     ;(LEFT TO
                     :READER'S
                     ;IMAGINATION)
TOSERV:
                     CONTINUE WITH
                     :INTERRUPT
                     ;PROCESSING
;
:
```

The complete assembled program listing is printed in Appendix A. The resulting code consists of 67 program statements, not counting declarations and comments, which assemble into 150 bytes of object code. Each pass through the service routine requires (coincidently) 67 μ s plus 32 μ s once per second for the electrical test. If executed every 4 ms as suggested this software would typically reduce the throughput of the background program by less than 2%.

Once a microcomputer has been designed into a system, new features suddenly become virtually free. Software could make the emergency blinkers flash alternately or at a rate faster than the turn signals. Turn signals could override the emergency blinkers. Adding more bulbs would allow multiple tail light sequencing and syncopation—true flash factor, so to speak.

Design Example #5—Complex Control Functions

Finally, we'll mix byte and bit operations to extend the use of 8051 into extremely complex applications.

Programmers can arbitrarily assign I/O pins to input and output functions only if the total does not exceed 32, which is insufficient for applications with a very large number of input variables. One way to expand the number of inputs is with a technique similar to multiplexed-keyboard scanning.

Figure 19 shows a block diagram for a moderately complex programmable industrial controller with the following characteristics:

- 64 input variable sensors:
- 12 output signals:
- Combinational and sequential logic computations:
- Remote operation with communications to a host processor via a high-speed full-duplex serial link:
- Two prioritized external interrupts:
- Internal real-time and time-of-day clocks.

While many microprocessors could be programmed to provide these capabilities with assorted peripheral support chips, an 8051 microcomputer needs no other integrated circuits!

The 64 input sensors are logically arranged as an 8x8 matrix. The pins of Port 1 sequentially enable each column of the sensor matrix: as each is enabled Port 0 reads in the state of each sensor in that column. An eight-byte block in bit-addressable RAM remembers the data as it is read in so that after each complete scan cycle there is an internal map of the current state of all sensors. Logic functions can then directly address the elements of the bit map.



Figure 19. Block Diagram of 64-Input Machine Controller

The computer's serial port is configured as a nine-bit UART, transferring data at 17,000 bytes-per-second. The ninth bit may distinguish between address and data bytes.

The 8051 serial port can be configured to detect bytes with the address bit set, automatically ignoring all others. Pins INT0 and INT1 are interrupts configured respectively as high-priority, falling-edge triggered and low-priority, low-level triggered. The remaining 12 I/O pins output TTL-level control signals to 12 actuators.

There are several ways to implement the sensor matrix circuitry, all logically similar. Figure 20a shows one possibility. Each of the 64 sensors consists of a pair of simple switch contacts in series with a diode to permit multiple contact closures throughout the matrix.

The scan lines from Port 1 provide eight un-encoded active-high scan signals for enabling columns of the matrix. The return lines on rows where a contact is closed are pulled high and read as logic ones. Open return lines are pulled to ground by one of the 40 k Ω resistors and are read as zeroes. (The resistor values must be chosen to ensure all return lines are pulled above the 2.0V logic threshold, even in the worst-case,

AP-70

where all contacts in an enabled column are closed.) Since P0 is provided open-collector outputs and highimpedance MOS inputs its input loading may be considered negligible.

The circuits in Figures 20b–20d are variations on this theme. When input signals must be electrically isolated from the computer circuitry as in noisy industrial environments, phototransistors can replace the switch diode pairs and provide optical isolation as in Figure 20b. Additional opto-isolators could also be used on the control output and special signal lines.

The other circuits assume that input signals are already at TTL levels. Figure 20c uses octal three-state buffers enabled by active-low scan signals to gate eight signals onto Port 0. Port 0 is available for memory expansion or peripheral chip interfacing between sensor matrix scans. Eight-to-one multiplexers in Figure 20d select one of eight inputs for each return line as determined by encoded address bits output on three pins of Port 1. (Five more output pins are thus freed for more control functions.) Each output can drive at least one standard TTL or up to 10 low-power TTL loads without additional buffering.

Going back to the original matrix circuit, Figure 21 shows the method used to scan the sensor matrix. Two complete bit maps are maintained in the bit-addressable region of the RAM: one for the current state and one for the previous state read for each sensor. If the need arises, the program could then sense input transitions and or debounce contact closures by comparing each bit with its earlier value.

The code in Example 3 implements the scanning algorithm for the circuits in Figure 20a. Each column is enabled by setting a single bit in a field of zeroes. The bit maps are positive logic: ones represent contacts that are closed or isolators turned on.

Exampl	Le 3.		
INPUT_	SCAN	N: ;SUBR	OUTINE TO READ
		CURF	ENT STATE
		;OF 6	4 SENSORS AND
		SAVE	IN RAM 20H-27H
	MOV	R0.#20H	:INITIALIZE
			:POINTERS
	MOV	R1,#28H	FOR BIT MAP
			;BASES
	MOV	A,#80H	SET FIRST BIT
			;IN ACC
SCAN;	MOV	Pl,A	;OUTPUT TO SCAN
			;LINES
	RR	A	;SHIFT TO ENABLE
			;NEXT COLUMN
			;NEXT
	MOV	R2,A	;REMEMBER CUR-
			;RENT SCAN
			;POSITION
	MOV	A,PO	READ RETURN
			LINES
	XCH	A,@RO	SWITCH WITH
			PREVIOUS MAP
			BITS
	MOV	@R1,A	SAVE PREVIOUS
			STATE AS WELL
	INC	RO	BUMP POINTERS
	INC	Rl	
	MOV	A,R2	RELOAD SCAN
			LINE MASK
	JNB	ACC.7;SCAN	LOOP UNTIL ALL
		- ,	EIGHT COLUMNS
			READ
	RET		



Figure 20. Sensor Matrix Implementation Methods





Figure 20. Sensor Matrix Implementation Methods (Continued)







Figure 20. Sensor Matrix Implementation Methods (Continued)

36





What happens after the sensors have been scanned depends on the individual application. Rather than inventing some artificial design problem, software corresponding to commonplace logic elements will be discussed.

Combinatorial Output Variables. An output variable which is a simple (or not so simple) combinational function of several input variables is computed in the spirit of Design Example 3. All 64 inputs are represented in the bit maps: in fact, the sensor numbers in Figure 20 correspond to the absolute bit addresses in RAM! The code in Example 4 activates an actuator connected to P2.2 when sensors 12, 23, and 34 are closed and sensors 45 and 56 are open.



Intermediate Variables. The examination of a typical relay-logic ladder diagram will show that many of the rungs control *not* outputs but rather relays whose contacts figure into the computation of other functions. In effect, these relays indicate the state of intermediate variables of a computation.

The MCS-51 solution can use any directly addressable bit for the storage of such intermediate variables. Even when all 128 bits of the RAM array are dedicated (to input bit maps in this example), the accumulator, PSW, and B register provide 18 additional flags for intermediate variables.

For example, suppose switches 0 through 3 control a safety interlock system. Closing any of them should deactivate certain outputs. Figure 22 is a ladder diagram for this situation. The interlock function could be recomputed for every output affected, or it may be computed once and save (as implied by the diagram). As the program proceeds this bit can qualify each output.

Example 5. Incorporating Override signal into actuator outputs. CALL INPUT_SCAN ; MOV C,O ORL C,1 ORL C,2 ORL C,3 MOV FO,C ; COMPUTE FUNCTION O ;; ANL C, FO MOV PLO,C ; ;; COMPUTE FUNCTION 1 ANL C, FO MOV P1,1,C ; ;; COMPUTE FUNCTION 2 ANL C, FO MOV P1,2,C



Figure 22. Ladder Diagram for Output Override Circuitry

Latching Relays. A latching relay can be forced into either the ON or OFF state by two corresponding input signals, where it will remain until forced onto the opposite state—analogous to a TTL Set/Reset flip-flop. The relay is used as an intermediate variable for other calculations. In the previous example, the emergency condition could be remembered and remain active until an "emergency cleared" button is pressed.

Any flag or addressable bit may represent a latching relay with a few lines of code (see Example 6).



Time Delay Relays. A time delay relay does not respond to an input signal until it has been present (or absent) for some predefined time. For example, a ballast or load resistor may be switched in series with a D.C. motor when it is first turned on, and shunted from the circuit after one second. This sort of time delay may be simulated by an interrupt routine driven by one of the two 8051 timer counters. The procedure followed by the routine depends heavily on the details of the exact function needed: time-outs or time delays with resettable or non-resettable inputs are possible. If the interrupt routine is executed every 10 milliseconds the code in Example 7 will clear an intermediate variable set by the background program after it has been active for two seconds.

Example 7 time delay	7. Code	to clear USRFLG after a fixed
NXTTST;	JNB DJNZ CLR MOV ;	USR_FLG,NXTTST DLAY_COUNT,NXTTST USR_FLG DLAY_COUNT,#200

AP-70

;

. . . .

.

Serial Interface to Remote Processor. When it detects emergency conditions represented by certain input combinations (such as the earlier Emergency Override), the controller could shut down the machine immediately and/or alert the host processor via the serial port. Code bytes indicating the nature of the problem could be transmitted to a central computer. In fact, at 17,000 bytes-per-second, the entire contents of both bit maps could be sent to the host processor for further analysis in less than a millisecond! If the host decides that conditions warrant, it could alert other remote processors in the system that a problem exists and specify which shut-down sequence each should initiate. For more information on using the serial port, consult the MCS-51 User's Manual.

Response Timing

One difference between relay and programmed industrial controllers (when each is considered as a "black box") is their respective reaction times to input changes. As reflected by a ladder diagram, relay systems contain a large number of "rungs" operating in parallel. A change in input conditions will begin propagating through the system immediately, possibly affecting the output state within milliseconds.

Software, on the other hand, operates sequentially. A change in input states will not be detected until the next time an input scan is performed, and will not affect the outputs until that section of the program is reached. For that reason the raw speed of computing the logical functions is of extreme importance.

Here the Boolean processor pays off. *Every instruction mentioned in this Note* completes in one or two microseconds—the *minimum* instruction execution time for many other microcontrollers! A ladder diagram containing a hundred rungs, with an average of four contacts per rung can be replaced by approximately five hundred lines of software. A complete pass through the entire matrix scanning routine and all computations would require about a millisecond: less than the time it takes for most relays to change state.

A programmed controller which simulates each Boolean function with a subroutine would be less efficient by at least an order of magnitude. Extra software is needed for the simulation routines, and each step takes longer to execute for three reasons: several byte-wide logical instructions are executed per user program step (rather than one Boolean operation): most of those instructions take longer to execute with microprocessors performing multiple off-chip accesses: and calling and returning from the various subroutines requires overhead for stack operations.

In fact, the speed of the Boolean Processor solution is likely to be much faster than the system requires. The CPU might use the time left over to compute feedback parameters, collect and analyze execution statistics, perform system diagnostics, and so forth.

Additional Functions and Uses

With the building-block basics mentioned above many more operations may be synthesized by short instruction sequences.

Exclusive-OR. There are no common mechanical devices or relays analogous to the Exclusive-OR operation, so this instruction was omitted from the Boolean Processor. However, the Exclusive-OR or Exclusive-NOR operation may be performed in two instructions by conditionally complementing the carry or a Boolean variable based on the state of any other testable bit.

XCH. The contents of the carry and some other bit may be exchanged (switched) by using the accumulator as temporary storage. Bits can be moved into and out of the accumulator simultaneously using the Rotate-

AP-70



through-carry instructions, though this would alter the accumulator data.

```
;EXCHANGE CARRY WITH USRFLG
XCHBIT: RLC A
MOV C,USR_FLG
RRC A
MOV USR_FLG,C
RLC A
```

Extended Bit Addressing. The 8051 can directly address 144 general-purpose bits for all instructions in Figure 3b. Similar operations may be extended to any bit anywhere on the chip with some loss of efficiency.

The logical operations AND, OR, and Exclusive-OR are performed on byte variables using six different addressing modes, one of which lets the source be an immediate mask, and the destination any directly addressable byte. Any bit may thus be set, cleared, or complemented with a three-byte, two-cycle instruction if the mask has all bits but one set or cleared.

Byte variables, registers, and indirectly addressed RAM may be moved to a bit addressable register (usually the accumulator) in one instruction. Once transferred, the bits may be tested with a conditional jump, allowing any bit to be polled in 3 microseconds—still much faster than most architectures—or used for logical calculations. (This technique can also simulate additional bit addressing modes with byte operations.)

Parity of bytes or bits. The parity of the current accumulator contents is always available in the PSW, from whence it may be moved to the carry and further processed. Error-correcting Hamming codes and similar applications require computing parity on groups of isolated bits. This can be done by conditionally complementing the carry flag based on those bits or by gathering the bits into the accumulator (as shown in the DES example) and then testing the parallel parity flag.

Multiple byte shift and CRC codes

Though the 8051 serial port can accommodate eight- or nine-bit data transmissions, some protocols involve much longer bit streams. The algorithms presented in Design Example 2 can be extended quite readily to 16 or more bits by using multi-byte input and output buffers.

Many mass data storage peripherals and serial communications protocols include Cyclic Redundancy (CRC) codes to verify data integrity. The function is generally computed serially by hardware using shift registers and Exclusive-OR gates, but it can be done with software. As each bit is received into the carry, appropriate bits in the multi-byte data buffer are conditionally complemented based on the incoming data bit. When finished, the CRC register contents may be checked for zero by ORing the two bytes in the accumulator.

4.0 SUMMARY

A truly unique facet of the Intel MCS-51 microcomputer family design is the collection of features optimized for the one-bit operations so often desired in real-world, real-time control applications. Included are 17 special instructions, a Boolean accumulator, implicit and direct addressing modes, program and mass data storage, and many I/O options. These are the world's first singlechip microcomputers able to efficiently manipulate, operate on, and transfer either bytes or individual bits as data.

This Application Note has detailed the information needed by a microcomputer system designer to make full use of these capabilities. Five design examples were used to contrast the solutions allowed by the 8051 and those required by previous architectures. Depending on the individual application, the 8051 solution will be easier to design, more reliable to implement, debug, and verify, use less program memory, and run up to an order of magnitude faster than the same function implemented on previous digital computer architectures.

Combining byte- and bit-handling capabilities in a single microcomputer has a strong synergistic effect: the power of the result exceeds the power of byte- and bitprocessors laboring individually. Virtually all user applications will benefit in some way from this duality. Data intensive applications will use bit addressing for test pin monitoring or program control flags: control applications will use byte manipulation for parallel I/O expansion or arithmetic calculations.

It is hoped that these design examples give the reader an appreciation of these unique features and suggest ways to exploit them in his or her own application.

APPENDIX A Automobile Turn-Indicator Controller Program Listing

int_{el}.

LOC OBJ	LINE	SOURCE			
0000 020040	4 0 0 0		ORG LJMP	HOOOOH LINI	RESET VECTOR
0008 0008 758CF0 0006 C0D0 0010 0154	9 9 9 9 9 7 9 9 9 9 9 7 9 9 9 9 9 7		ORG MOV PUSH AJMP	0008H THO, #-16 PSW UPDATE	ITIMER O SERVICE VECTOR HIGH TIMER BYTE ADUUSTED TO CONTROL INT. RATE EXECUTE CODE TO SAVE ANY REGISTERS USED BELOW (CONTINUE WITH REST DF ROUTINE)
0040 0040 758400 0043 7586F0 0044 7586F0	50 53 50 50 50 50 50 50 50 50 50 50 50 50 50	INI	0 M D M D M D M D M D M D M D M D M D M	0040H TL0, #0 TH0, #16 TMDD, #0100001R	ZERO LOADED INTO LOW-ORDER BYTE AND -16 IN HIGH-ORDER BYTE GYVES 4 MSEC PERIOD 4-817 AUTO BELOADA COUNTED MODE FOR TIMER 1
0045 /38751 0049 7520F4 0046 D2AF 0056 D2AF 0052 B0FE	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		MOV SETB SETB SUMP	SUB_DIV. #244 ETO_DIV. #244 TRO	BELL AUTO RELEAD CLOWLEY MADE FOR TIMER 1, 16-BIT TIMER MODE FOR TIMER O SELECTED SUBDIVIDE INTERRUPT RATE BY 244 FOR 1 HZ USE TIMER O DVERFLOWS TO INTERRUPT PROGRAM CONFIGURE IE TO GLOBALLY EMBALE INTERRUPTS CONFIGURE IE TO GLOBALLY EMBALE INTERRUPTS START BACKGROUND PROGRAM EXECUTION
0054 D52038 0057 7520F4 005A 4390E0	8 8 9 7 7 7 7 8 8 9 7 7 7 7	UPDATE	DUNZ MOV ORL	SUB_DIV, TOSERV SUB_DIV, #244 P1, #11100000B	EXECUTE SYSTEM TEST ONLY ONCE PER SECOND GET VALUE FOR NEXT ONE SECOND DELAY AND GO THROUGH ELECTRICAL SYSTEM TEST CODE: SET CONTROL OUTPUTS HIGH
0050 4.4400/ 0060 C295 0065 208428 0065 D295 0067 C297 0069 208421	5) 4 1 0 9 / 0 / 1 / 1 / 1 / 1 / 1		URL CLR SETB SETB JB	P.C. #00001116 L.FRNT T.O. FAULT L.FRNT L.DASH TO. FAULT	FLDAT DRIVE COLLECTDR T O SHOULD BE PULLED LOW PULL COLLECTDR BACK DOWN REPEAT SEQUENCE FOR L_DASH,
0066 D297 0066 C2A1 0070 20841A 0073 D2A1 0075 C296	885 810 823 833 833 833 833 833 833 833 833 833		SETB CLR JB SET3 CLR	L_DASH L_REAR TO, FAULT L_REAR R_FRNT	L. REAR, R_FRNT,
0077 208413 007A D296 007C C2A0 007E 20840C 0081 D2A0 0083 72A0	84 85 85 85 85 85 85 85 85 85 85 85 85 85		JB SETB CLR JB SETB SETB	TO, FAULT R_FRNT R_DASH TO, FAULT R_DASH R_DASH R_BEASH	R_DASH.
0085 208405 0088 D2A2 0088 D2A2	066666 06666 09666		SETB UB SETB WITH AL	REAR TO.FAULT R_REAR L COLLECTORS GROU	VDED, TO SHOULD BE HIGH
008A 208402 008D 82A3	94 95 97 99 99 41	FAULT:	JF SU, CPL	CUNITNUE MITH INT	ERECTRICAL FAILURE PROCESSING ROUTINE (TOGGLE INDICATOR ONCE PER SECOND) 203830-27

A-2

PT PROCESSING:	NSITY WHEN PARKING LIGHTS ARE DN.	START WITH 50 PERCENT.	MASK DOWN TO 25 PERCENT,	; BUILD BACK TO 62.5 PERCENT,	CATE WITH PARKING LIGHT SWITCH.	, AND SAVE IN TEMP. VARIABLE.		FT-HAND DASHBDARD INDICATOR.		SET CARRY IF TURN	; DR EMERGENCY SELECTED.	; IF SU, GATE IN I HZ SIGNAL	; AND UUTPUT TU DASHBUARD.		FI-HAND FRONT TORN STENDE	CAUE FUNCTION ED EAD	A AND IN PARKING LONG CHAR.	AND DITTOLE TO THON STONAL		FT-HAND REAR TURN SIGNAL.		GATE BRAKE PEDAL SWITCH	UNTH TURN LEVER.	INCLUDE TEMP. VARIABLE FROM DASH	AND PARKING LIGHT FUNCTION	AND DUTPUT TO TURN SIGNAL.		DR RIGHT-HAND COUNTERPARTS.		, SEI CARRY IF TURN	TE CO ANTE IN 1 17 CIANA	AND REPUT TO DAGHRADD	STATE FUNCTION SO FAR	ADD IN DADVING LICHT CUNCTION	AND TRACT TO THEM STORE IN THE STORE	AND UDIFUT TO TORN STENDED	U GALE BRANE FEUAL SWITCH	U WITH TURN LEVER.	J INCLUDE TEMP, VANIABLE FAUN DASH	AND PARAING LIGHT FUNCTION	HAND UULPUT TE TURN STENAL		ER AND RETURN.		, AND RETURN FROM INTERRUPT ROUTINE		
NUE WITH INTERRU	TE LOW BULB INTE	C, SUB DIV 1	C, SUB_DIV 0	C, SUB_DIV 2	C, PARK	DIM, C		TE AND DUTPUT LEI		C, L_TURN	C, EMERG	C, LU FREG	L_DASH, C		IE AND UUIPUI LEI					TE AND DUTPUT LEI		C, BRAKE	C, /L_TURN	с, FO	C, DIM	L_REAR, C		T ALL OF ABOVE FI										C. / K_LUKN			R_REAK, C		RE STATUS REGIST	100	80		
CONTIN	COMPU	MOV	ANL	ORL	ANL	MOV		COMPU.		202		ANL	MUV			MUM	2 ē			COMPU.		MOV	ANL	ORL	ORL	70V		REPEA						ē									RESTO	000	RFTI		
	1)	TOSFRU						5						ć	n					4								5)																			
100	105	104	105	106	107	108	109	110	111	112	511	114	511		11/			101	1001	123	124	125	126	127	128	129	130	131	132	551		401	2001			507 F	140	141	4	5) 4 1	144	145	146	/ 1 1	149	150	>> •
		A201	8200	7202	8292	92D1				A293	1291	8207	1626						5.4			A290	B073	7205	72D1	92A1				A244	1/2/			1007		7470	A 24 0	B074	507/		YZAZ			0000	22000	1	
		DORF 4	1600	C600	0095 8	, 2600				660	E60	- 140 - 140	- 160			100			2			0A7 .	0A9 1	OAB	OAD	OAF .												100						0,000	8000	1	

AP-70

BRAKE N BSEC 0070H 20# 125 140 DIM N BSEC 0070H 20# 125 140 EA N BSEC 007H 24 EVENT N BSEC 007H 24 EVENT N BSEC 007H 24 EVENT N BSEC 007H 21# 113 134 FAULT N BSEC 007H 35 78 81 84 87 90 97# H_TERG N BSEC 007H 75 78 81 84 87 90 97# H_TERG N BSEC 007H 75 78 81 84 87 90 97# H_TERG N BSEC 007H 75 78 115 125 L_FRAM N BSEC 007H 32# 77 77 115 L_FRAM N BSEC 007H 32# 77 77 115 L_FRAM N BSEC 007H 32# 77 77 115 L_FRAM N BSEC 007H 33# 114 135 PI_TRN N BSEC 007H 33# 114 135 PI_TRN N BSEC 007H 43# 114 135 PI_TRN N BSEC 007H 43 113 124 N DSEC 007H 43 114 135 PI_TRN N BSEC 007H 45 74 144 N DSEC 0007H 45 54 148 R_FRAM N BSEC 007H 45 56 107 N DSEC 007H 45 56 107 N DSEC 007H 45 56 104 N DSEC 007H 55 80 N DSEC 007H 50 80 N DSEC 0	BRAKE N BSEG 0090H 20# 125 140 EA EA EA EA EA EA ENTRO N BSEG 000HH 45# 108 120 128 138 ETO N BSEG 0009H 21# 113 134 FO N BSEG 0009H 43 119 127 137 142 FO N BSEG 0009H 42# INT L CSEG 0009H 42# INT L CSEG 0000H 42# LFRAR N BSEG 0009H 42# LFRAR N BSEG 0007H 42# 114 135 L_DASH N BSEG 0007H 43# 114 135 L_DASH N BSEG 0007H 43# 114 135 L_FRAR N BSEG 0007H 43# 114 135 P2. N BSEG 007H 43# 144 13 P2. N BSEG 007H 43# 144 13 P2. N BSEG 007H 43# 144 13 P2. N BSEG 002H 41# 42 43 62 69 70 P3. N BSEG 002H 41# 42 43 62 69 70 P3. N BSEG 002H 41# 42 43 62 69 70 P3. P3. P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3. P3 P3 P3 P3. P3 P3 P3. P3 P3 P3 P3 P3. P3 P3 P3 P3 P3 P3. P3 P3 P3	NAME	TYPE	VALUE	AND REFERENCES
DIM N BSEC 00D1H 45# 108 120 128 138 143 EAG N BSEC 00APH 24 EFO N BSEC 00APH 24 EFO N BSEC 00APH 21 EFO N BSEC 00APH 23 FAULT L CSEC 00APH 37 12 137 142 FAULT L CSEC 00APH 35 77 115 L DATH N BSEC 00APH 35 77 115 L DATH N BSEC 00APH 35 77 115 L DATH N BSEC 00APH 36 121 L DATH N BSEC 00APH 36 112 125 L FRMT N BSEC 00APH 36 112 125 L FRMT N BSEC 00APH 37 4 36 121 L TRAR N BSEC 00APH 37 4 14 135 PARK N BSEC 00APH 37 4 31 14 135 PARK N BSEC 00APH 31 48 BS 137 PARK N BSEC 00APH 31 48 BS 134 R FRM N BSEC 00APH 37 47 6 104 105 106 TOO N BSEC 00APH 57 8 B1 84 BT 144 TOO N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 144 F TURN N BSEC 00APH 57 8 B1 84 BT 160 N BSEC 00APH 57 8 B1 84 BT 160 N BSEC 00APH 55 75 8 B1 84 BT 160 N BSEC 00APH 55 75 8 B1 84 BT 70 0 104 105 106 TOO N BSEC 00BH 65 76 104# THO N BSEC 00BH 65 76 104# THO N BSEC 00BH 65 69 THO	DIM N BSEG 00DIH 45* 108 120 128 138 EA N BSEG 003H 63 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 14 13 13 14 13 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 13 13 13 13 13 13 13 13 14 13 14 13 14 13 13 14 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13<	BRAKE	N BSEG	H0600	20# 125 140
EA N BSEG 00AFH 64 EMERC N BSEC 0091H 21# 113 134 ETO N BSEC 0003H 119 127 137 142 FAULT L CSEC 0003H 75 78 B1 84 87 90 97# H_FREQ N BSEC 0003H 75 78 B1 84 87 90 97# H_FREQ N BSEC 0003H 75 78 B1 84 87 90 97# L_FRAM N BSEC 0003H 32# 77 77 115 L_FRAM N BSEC 0007H 32# 112 125 L_FRAM N BSEC 0079H 32# 114 135 L_FRAM N BSEC 0079H 32# 112 125 L_FRAM N BSEC 0079H 33# 114 135 N DSEC 0079H 33# 88 139 P1_FRO N BSEC 0079H 23# 114 135 N DSEC 0079H 23# 114 135 N DSEC 0079H 23# 107 R M DSEC 0039H 33 34 35 37 73 R M DSEC 0079H 33# 88 139 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 43 53 773 R M DSEC 0039H 33 43 53 773 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 43 53 773 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 33 43 53 773 R M DSEC 0039H 33 41 134 135 R M DSEC 0039H 35 44 144 R M DSEC 0039H 35 49 104# R M DSEC 0039H 35 40 104 R M DSEC 0039H 35 40 104 R M DSEC 0039H 55 R M	EAC N BEEG 004H 64 EMERC N BEEG 004H 63 FOUT N BEEG 004H 63 FOUT N BEEG 004H 63 FAULT L CSEG 004H 63 FAULT L CSEG 004H 42 INIT L CSEG 004H 42 INIT L CSEG 004H 42 L PASH N BSEG 004H 32 L PASH N BSEG 004H 32 L PASH N BSEG 007H 324 80 82 129 L FRVI N BSEG 007H 43 L FRVI N BSEG 007H 43 R PARK N BSEG 007H 45 R PARK N BSEG 008H 45 R PARK N BSEG 008H 53 R PARK N BSEG 008H 75 R	MID	N BSEG	00D1H	45# 108 120 128 138 143
 EMERC N BSEC ONDH ETULT L CSEC OODH N BSEC OODH N SEC OODH N BSEC OODH N SEC OODH N SEC OODH N BSEC OODH N SEC OODH N SEC<td>EMEC N BEEC 0097H 21# 113 134 ETC N BEEC 00097H 21# 113 134 FAULT L CSEC 0008H 75 78 B1 B4 B7 90 9 HILFRE N BEEC 00091H 32# 77 79 115 L DASHN N BEEC 00797H 32# 77 79 115 L DASHN N BEEC 00797H 32# 112 126 L FRAT N BEEC 00797H 23# 114 135 P2 N BEEC 00797H 23# 114 135 P3 141 13 P3 14 135 P2 N BEEC 00797H 23# 14 135 P2 N BEEC 00797H 29# 114 135 P2 N BEEC 00797H 29# 134 135 P2 N BEEC 00797H 29# 134 135 P3 141 28 136 P3 141 28 136 P3 141 28 136 P3 141 28 136 P3 141 28 2 69 70 P3 20 9097H 60 T0 N BEEC 0087H 55 69# P3 91 144 P1 0 N BEEC 0087H 55 69# P3 91 144 P3 91 144 P4 91 95 P4 97 90 9 P4 97 9 P4 97</td><td>EA.</td><td>N BSEG</td><td>OOAFH</td><td>6A</td>	EMEC N BEEC 0097H 21# 113 134 ETC N BEEC 00097H 21# 113 134 FAULT L CSEC 0008H 75 78 B1 B4 B7 90 9 HILFRE N BEEC 00091H 32# 77 79 115 L DASHN N BEEC 00797H 32# 77 79 115 L DASHN N BEEC 00797H 32# 112 126 L FRAT N BEEC 00797H 23# 114 135 P2 N BEEC 00797H 23# 114 135 P3 141 13 P3 14 135 P2 N BEEC 00797H 23# 14 135 P2 N BEEC 00797H 29# 114 135 P2 N BEEC 00797H 29# 134 135 P2 N BEEC 00797H 29# 134 135 P3 141 28 136 P3 141 28 136 P3 141 28 136 P3 141 28 136 P3 141 28 2 69 70 P3 20 9097H 60 T0 N BEEC 0087H 55 69# P3 91 144 P1 0 N BEEC 0087H 55 69# P3 91 144 P3 91 144 P4 91 95 P4 97 90 9 P4 97	EA.	N BSEG	OOAFH	6A
FIO N BSEG 0009H 1197 137 142 FAULT L CSEG 0009H 1197 127 137 142 FAULT L CSEG 0009H 1197 127 137 142 FAULT L CSEG 0030H 75 78 B1 84 87 90 97# L FRNT N BSEG 0039H 32# 77 79 115 L FRNT N BSEG 0039H 32# 77 79 115 L FRNT N BSEG 0039H 32# 177 79 115 L FRNT N BSEG 0039H 32# 112 126 L TERAR N BSEG 0039H 33# 112 126 L TERAR N BSEG 0039H 33# 112 126 C FREG N BSEG 0039H 33# 112 126 N BSEG 0039H 23 114 135 FAULT N BSEG 0039H 23 134 35 37 73 FARN N BSEG 0039H 23 114 135 FARN N BSEG 0039H 23 114 135 FARN N BSEG 0039H 23 136 81 136 FARN N BSEG 0039H 23 134 313 FARN N BSEG 0039H 23 134 313 FARN N BSEG 0039H 23 134 144 FANT N BSEG 0039H 23 134 133 141 FINN N BSEG 0039H 23 134 133 141 FINN N BSEG 0039H 25 139 FINN N BSEG 0039H 25 72 80 104 105 106 O S COURD 14 5 5 69 70 104 105 106 N BSEG 0080H 53 59 THO N BSEG 0080H 53 59	ETO N BSEG 00399 63 FAULT L CSEC 0080H 75 78 81 84 87 90 9 HL_FREQ N BSEG 000394 45 8 HL_FREQ N BSEG 00304 45 8 L_FRNT N BSEG 00374 32# 77 79 115 L_FRNT N BSEG 00374 32# 77 79 115 L_FRNT N BSEG 00374 32# 114 135 L_FRNT N BSEG 00374 43# 114 135 L_FRNT N BSEG 00374 43# 114 135 L_FRNT N BSEG 00374 43# 114 135 R_DASH N BSEG 00374 43 84 118 136 N DSEG 003074 43 81 112 126 N DSEG 003074 43 81 112 126 N DSEG 003074 43 81 128 136 R_DASH N BSEG 003044 45 94 144 R_TURN N BSEG 00344 337 87 93 139 R_EARNT N BSEG 00344 377 97 114 R_DASH N BSEG 00344 377 97 114 R_TURN N BSEG 00344 75 78 81 84 87 90 9 R_TURN N BSEG 00344 75 78 81 84 87 90 9 R_TURN N BSEG 00344 75 78 81 84 87 90 9 100	EMERG	N BSEG	00 91 H	21# 113 134
HI FAUT N B5EG 000DH 117 127 137 142 HI FRUT N B5EG 0000H 75 81 84 87 97 97 HI FRUT N B5EG 0000H 75 81 142 L DAST COCH 42* 81 142 77 71 115 L DAST N B5EG 0000H 72 74 76 121 L DAST N B5EG 0007H 32* 77 71 135 L DAST N B5EG 0007H 32* 74 76 121 L REAR N B5EG 0007H 32* 37 73 33 73 73 73 72 PARK N D5EG 0007H 33* 86 81 136 88 137 72 PASH N D5EG 00000H 45 54 44 88 81 136 72 72 PASH N D5EG 00000H 45 54 <td>HI_FREG N BSEG 000001 119 12/11 14 87 90 9 HI_FREG N BSEG 00004 75 78 81 84 87 90 9 INTT L CSEG 00004 75 78 81 84 87 90 9 LPASH N BSEG 0074H 32# 77 75 15 LPASH N BSEG 0074H 32# 77 75 15 LPASH N BSEG 0074H 32# 80 82 12 12 LERAR N BSEG 0074H 34# 80 82 12 12 13 14 135 90 3 37 73 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31<!--</td--><td>ETO</td><td>N BSEG</td><td>00A9H</td><td>63</td></td>	HI_FREG N BSEG 000001 119 12/11 14 87 90 9 HI_FREG N BSEG 00004 75 78 81 84 87 90 9 INTT L CSEG 00004 75 78 81 84 87 90 9 LPASH N BSEG 0074H 32# 77 75 15 LPASH N BSEG 0074H 32# 77 75 15 LPASH N BSEG 0074H 32# 80 82 12 12 LERAR N BSEG 0074H 34# 80 82 12 12 13 14 135 90 3 37 73 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 31 </td <td>ETO</td> <td>N BSEG</td> <td>00A9H</td> <td>63</td>	ETO	N BSEG	00A9H	63
HI FRACE 008BM 75 /8 BI 64 8/ 90 9/# HI FRACE 0080H 75 /8 BI 64 8/ 90 9/# INIT L CSEC 0040H 50 58# LEARN N BSEC 0097H 32# 77 6 121 LFRAR N BSEC 0097H 32# 112 125 LFRAR N BSEC 0097H 32# 114 125 LFRAR N BSEC 0097H 32# 114 125 C FRAR N BSEC 0097H 32# 114 125 C FRAR N BSEC 0097H 32# 114 125 D FR N BSEC 0097H 32# 114 135 P1 R0 N BSEC 0097H 32# 114 135 P2 N DSEC 0007H 33 85 81 35 P2 N DSEC 0000H 45 54 148 PARN N BSEC 0000H 45 54 148 PARN N BSEC 0000H 45 54 148 PARN N BSEC 0000H 45 54 148 R FRAR N BSEC 0000H 45 54 144 R FRAR N BSEC 0000H 45 54 104 R FRAR N BSEC 0000H 45 56 67 70 104 105 106 TO N DSEC 0000H 55 69 TO N DSEC 0000H 55 69 TO N DSEC 0000H 55 69 R FRAR N BSEC 0000H 55 60 R FRAR N BSEC 0000H 55 70 104 105 106 R FRAR N BSEC 0000H 55 78 R FRAR N BSEC 0000H 55 69 R FRAR N BSEC 0000H 55 60 R FRAR	HACLI L CSEG 0000H 42* 414 41 41 INIT L CSEG 0000H 42* 415 415 415 L PASH N BEEG 0007H 32* 77 115 L FRNT N BEEG 0007H 32* 77 115 L FRNT N BEEG 0007H 33* 114 135 L FRNT N BEEG 0070H 43* 114 135 P2 N DSEG 0070H 43* 114 135 P2 N DSEG 0070H 43* 114 135 P2 N DSEG 0070H 43* 131 135 P2 N DSEG 0070H 45 414 137 R DSEG 0070H 45 54 136 137 R DSEG 0070H 45 54 136 144 R DSEG 0070H 45 54 144 144 R DSEG 0070H 45 54 144 144 144 R DSEG 0070H<	F0	N BSEC	0005H	
INT. L V2EC 0000H 56# INT. L V2EC 0007H 32# 77 79 115 L PASH N BSEC 007H 32# 77 79 115 L FRANT N BSEC 007H 32# 77 79 115 L FRANT N BSEC 007H 32# 112 126 L FRANT N BSEC 007H 33# 80 82 129 L FRANT N BSEC 007H 43# 114 135 L FRANT N BSEC 007H 23# 112 126 L R DSEC 007H 23# 112 126 R DAKK N BSEC 007H 23 # 112 126 L N DSEC 007H 23 # 112 136 R DAKK N BSEC 007H 23 # 113 141 R DAKK N BSEC 007H 23 # 123 73 R DAKK N BSEC 007H 23 # 133 141 S FRUT N BSEC 007H 23# 133 141 S FRUT N BSEC 007H 23# 133 141 S FAILL N BSEC 007H 23# 133 141 S FAILL N BSEC 007H 23# 133 141 S FAILL N BSEC 007H 23 # 133 141 S FAILL N BSEC 007H 41# 42 43 62 67 70 104 105 106 N DSEC 008H 53 59 THO N DSEC 008H 50 59 THO N DSEC 008H	MUTT Carlos 00000 32# 77 79 115 L DASH N BEEG 0097H 32# 77 79 115 L DASH N BEEG 0097H 32# 77 79 115 L TERNT N BEEG 0097H 32# 175 79 115 L TERNT N BEEG 0007H 32# 114 135 L TURN N BEEG 0007H 23# 114 135 L TERAT N BEEG 0007H 23# 114 135 PAR N DEEG 0007H 23 43 33 37 33 PASH N DEEG 0007H 23# 136 139 141 R TURN N DEEG 0002H 45 54 133 141 R TURN N DEEG 0002H 45 54 136 137 97 97 R PASH N DEEG 0002H 45 54 43 62 67 70 97 R PASE N DEEG 002H 41			HORDO	/2 /8 81 84 8/ 40 4/#
L_DASH N BSEG 0077H 324 77 79 115 LFRNT N BSEG 0077H 324 77 79 115 LFRNT N BSEG 0079H 324 77 79 115 LTEAR N DSEG 0079H 324 112 126 LTEAR N DSEG 0079H 234 112 126 N DSEG 0079H 234 114 135 P1 N DSEG 0079H 234 313 73 P34 73 73 73 P34 73 73 73 P34 73 73 73 P34 73 73 73 P34 73 74 114 135 P34 73 74 114 135 P34 73 74 114 135 P34 73 74 114 135 P34 73 74 148 P34 73 74 148 P36 0079H 24 133 141 F7NT N DSEG 0079H 24 133 141 F7NT N DSEG 0072H 21# 133 141 F7NT N DSEG 0072H 24 135 59 T00 N DSEG 008H 53 59 T00 N DSEC	Lipshi N BSEG 007H 32# 77 79 115 Lipshi N BSEG 007H 32# 77 79 115 Lipshi N BSEG 007H 32# 77 79 112 Lipshi N BSEG 007H 33# 112 126 Difred N BSEG 007H 33# 112 126 N DSEG 007H 33 # 35 37 73 03 P2: N DSEG 0070H 33 # 35 37 73 03 P2: N DSEG 0070H 33 # 35 37 73 PARK N DSEG 0070H 33# 86 88 136 R DASH N DSEG 0070H 33# 86 88 136 R DASH N DSEG 0070H 33# 86 88 136 R DASH N BSEG 0070H 33# 86 88 136 R DASH N BSEG 0070H 33# 86 88 136 R DASH N BSEG 0070H 33# 84 81 91 144 R TURN N BSEG 0070H 33# 84 81 91 144 R TURN N BSEG 0070H 75 78 81 84 87 90 9 COCH 41# 47 133 141 S FAIL N BSEG 0020H 41# 47 43 62 69 70 N BSEG 0020H 41# 47 43 62 69 70 N DSEG 0020H 41# 47 43 62 69 70 TOBERV L CSEG 008CH 53 59 104# TRO N DSEG 008CH 53 59 TRO N DSEC 008CH 53 5				4 川井 小〇 九00#
L_FRMT N BSEC 0075H 30# 74 76 121 L_FRAR N BSEC 0075H 30# 74 76 121 L_TREAR N BSEC 0073H 33# 112 125 L_TREAR N BSEC 0007H 37# 114 135 L_TREA N BSEC 0007H 37# 114 135 PARK N BSEC 0007H 32# 114 135 PARK N BSEC 0002H 32 37 73 30 31 32 72 PARK N BSEC 0002H 35 414B R_FRAR N BSEC 0002H 35 54 14B R_FRAR N BSEC 0002H 35 86 136 R_FRAR N BSEC 0002H 35 86 136 R_FRAR N BSEC 0002H 35 86 134 R_FRAR N BSEC 0002H 35 86 136 R_FRAR N BSEC 0002H 35 86 134 R_FRAR N BSEC 0002H 35 86 134 R_FRAR N BSEC 0002H 37# 97 SUB_DIV N BSEC 0003H 37# 97 SUB_DIV N BSEC 0003H 37# 97 SUB_DIV N BSEC 0003H 37# 97 THO N BSEC 0003H 37# 97 THO N BSEC 0003H 37# 97 THO N BSEC 0003H 59 THO N BSEC 0008H 65 THO N BSEC 0008H 65 THO N BSEC 0008H	L_FRMT N BSEG 0095H 30# 74 76 121 LTUNN N BSEG 0093H 334 80 82 129 LTUNN N BSEG 0007H 434 80 82 121 126 P1 N DSEG 0007H 434 114 135 P1 N DSEG 0070H 33 35 37 73 P2 N DSEG 0070H 33 35 37 73 P2 N DSEG 0070H 33 81 134 P2 N DSEG 0070H 338 89 91 144 R_FNT N DSEG 0074H 22# 107 P3 86 91 136 R_DASH N DSEG 0074H 24# 133 141 R_TUNN N DSEG 0074H 24# 133 141 R_TONN N DSEG 00704H 24# 133 141 R_TONN N DSEG 0087H 41# 42 43 62 69 70 T0 N DSEG 0080H 41# 42 43 62 69 70 T10 N DSEG 0080H 41# 42 43 62 69 70 T10 N DSEG 0080H 45 79 81 84 87 90 9 T10 N DSEG 0080H 45 79 81 84 87 90 9 T10 N DSEG 0080H 45 70 T10 N DSEG 0080H 45 70 T10 N DSEG 0080H 53 59 T10 N DSEG 0080H 53 T10 N DSEG 0080H 53 59 T10 N DSEC 0080H 53 50 T10 N DSEC 0080H 50 50 T10 N DSEC 0080H 50 50 T10 N DSEC 0080H 50 50 T10 N DSEC 008	L DASH	NBSEG	H2600	32# 77 79 115 32# 77 79 115
L_FREAR N BSEC 00A1H 34# 80 82 129 L_TURN N BSEC 0073H 33# 112 126 L_TURN N BSEC 0079H 33# 114 135 P1_FREQ N BSEC 0070H 33# 114 135 P2_ N DSEC 0070H 20 21 22 23 24 30 31 32 72 PARN N BSEC 0040H 33# 85 137 PARN N BSEC 0040H 33# 85 81 34 R_FINT N BSEC 0040H 33# 85 81 34 R_FINT N BSEC 0042H 33# 85 81 34 R_FINT N BSEC 0042H 33# 85 97 1144 R_TURN N BSEC 0042H 33# 85 97 1144 R_TURN N BSEC 0042H 33# 87 97 96 A11. N BSEC 0042H 33# 87 97 96 C020H 41# 42 43 62 67 70 104 105 106 T00_ N BSEC 008H 57 96 104# T100 N BSEC 008H 55 97 104# T100 N BSEC 008H 55 97 T100 N BSEC 008H 55 97 T100 N BSEC 008H 55 T100 N BSEC 008H 55 50 T100 N BSEC 008H 55 70 104# 105 1065 T100 N BSEC 008H 55 70 104 BT T100 N BSEC 008H 55 70 105 T005 T005 T005 T005 T005 T005 T005	L_REAR. N BSEG 00A1H 34# 80 82 129 L_DFR0. N BSEG 0073H 23# 112 126 L_DFR0. N BSEG 0070H 23 114 135 P1. R0 DSEG 0070H 23 21 22 23 24 30 P2. N DSEG 0070H 25 21 14 135 P2. N DSEG 0070H 25 31 73 P2. N DSEG 0070H 25 31 48 R_DAH. N DSEG 0070H 25 88 91 144 R_TORN N BSEG 0070H 23 88 89 91 144 R_TURN. N BSEG 0070H 23 88 99 1144 R_TURN. N BSEG 0070H 23# 89 91 144 R_TURN. N BSEG 0070H 23# 89 91 144 R_TURN. N BSEG 0070H 27 88 99 1144 R_TURN. N BSEG 0070H 27 88 99 1144 R_TURN. N BSEG 0070H 41# 42 43 62 69 70 T0. N DSEG 0080H 53 59 T10 N DSEG 0090H	LFRNT	N BSEG	0095H	30# 74 76 121
L_TURN N BSEG 0073H 23# 112 126 LO_FREG N BSEG 0007H 23# 112 125 PL. N DSEG 0007H 23 = 12 23 23 73 PARK N BSEG 0007H 23 = 12 23 23 73 PARK N BSEG 0007H 23 = 12 23 24 30 31 32 72 FSM N DSEG 0007H 23 = 12 43 23 436 FSM N DSEG 0007H 23 = 13 43 R_DASH N BSEG 0007H 23 = 13 43 R_TRAT N BSEG 0007H 23 = 13 43 R_TRAT N BSEG 0007H 24 133 141 S_FAIL N BSEG 0002H 13 = 24 13 41 S_FAIL N BSEG 0002H 13 = 24 13 141 S_FAIL N BSEG 0002H 13 = 24 13 141 S_FAIL N BSEG 0002H 13 = 24 13 141 S_FAIL N BSEG 0002H 13 = 24 13 62 69 70 104 105 106 TO N DSEG 002H 13 = 24 13 62 69 70 104 105 106 TO N DSEG 002H 13 = 24 13 62 69 70 104 105 106 TO N DSEG 002H 53 59 TO N DSEG 002H 53 59 TO N DSEG 008H 53 59 TO N DSEC 008H 50 59 TO N DSEC 008H 50 59 TO N DSEC 008H 50 59	L_TURN. N BEEG 00073H 23# 112 125 L_TURN. N BEEG 00073H 23# 114 135 P2. N DEEG 00004H 23 24 35 37 73 P2. N DEEG 00004H 23 34 55 414B P5. N DEEG 0004H 23# 86 88 136 R DASH N BEEG 0004H 33# 88 88 136 R DASH N BEEG 0004H 35# 89 91 144 R TURN N BEEG 0004H 35# 89 91 144 R TURN N BEEG 0004H 75 78 81 84 87 90 9 R TURN N BEEG 0004H 75 78 81 84 87 90 9 10. N BEEG 00087H 55 89 104# R TURN N BEEG 0087H 55 89 10. N BEEG 0087H 55 89 TOO N DEEG 0087H 55 69# TOO N DEEG 0087H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND ASSEMBLY COMPLETE, NU ERRORS FOUND	L_REAR.	N BSEG	00A1H	34# 80 82 129
PI CD_FFEG N BSEC 0007H 43# 114 135 PI N DSEC 0070H 22 # 107 PZ N DSEC 0070H 22 # 107 PZMN N DSEC 0072H 23# 107 PZM N DSEC 0072H 23# 107 PZM N DSEC 0072H 23# 107 R_DAT N DSEC 0076H 31# 88 8136 R_DAT N DSEC 0076H 31# 88 9 91 144 R_TEAR N DSEC 0074H 31# 83 95 139 R_TEAR N DSEC 0074H 31# 133 141 SJUE DIV N DSEC 0043H 37# 97 SJUE DIV N DSEC 0043H 37# 97 10 N DSEC 0043H 37# 97 10 N DSEC 008FH 69 96 104# 10 N DSEC 008FH 69 96 104# 100 N DSEC 008FH 69 96 100FH 100 N DSEC 007FH 60 00FH 100 N DSEC 007FH 100 N DSEC 007FH	LO_FREQ N BSEC 0007H 43# 114 135 P21 N DSEG 0079H 20 21 22 23 24 30 3 P54 N DSEG 0079H 23 41 28 P54 N DSEG 0000H 45 5 1148 R_DASH N BSEC 0076H 31# 88 81 36 R_TURN N BSEC 0074H 35# 89 91 144 R_TURN N BSEC 0074H 35# 89 91 144 R_TURN N BSEC 0074H 24# 133 141 S_FAIL N BSEC 0074H 75 78 81 84 87 90 9 T02 N DSEC 0026H 41# 42 43 62 69 70 STEDIL N DSEC 0026H 41# 42 43 62 69 70 T02 N DSEC 0026H 41# 42 43 63 69 T02 N DSEC 0026H 53 59 T00 N DSEC 0086H 53 59 T00 N DSEC 0086H 53 59 T00 N DSEC 0086H 53 T10 A DSEC 0086H 53 T10	L_TURN.	N BSEG	HE400	23# 112 126
PZ N USEG 0000H 33 43 53 73 0 01 06 / 2 PSW N BSEG 0002H 22# 107 PSW N DSEG 0000H 45 54 148 PSW N DSEG 0000H 45 54 148 R DASH N DSEG 0000H 45 54 148 R DASH N DSEG 0000H 45 54 148 R DASH N DSEG 0002H 23# 83 85 139 R TEAR N DSEG 0002H 31# 83 85 139 R TEAR N DSEG 0002H 31# 33 141 S TAIL N DSEG 0002H 37# 97 144 R TEAR N DSEG 0002H 41# 42 43 62 69 70 104 105 106 S TAIL N DSEG 0002H 41# 42 43 62 69 70 104 105 106 TOC N DSEG 0002H 41# 42 43 62 69 70 104 105 106 TOC N DSEG 0002H 41# 42 43 62 69 70 104 105 106 TOC N DSEG 0002H 53 59 104# THO N DSEG 0008H 53 59 104# THO N DSEG 008H 53 59 104# THO N DSEC 008H 53 59 THO N DSEC 008H 53 THO N DSEC 008H 53 59 THO N DSEC 008H 53 59 THO N DSEC 008H 53 THO N DSEC 008H 53	PIL N DSEG 0.000 d.d.d.d.d.d.d.d.d.d.d.d.d.d.d.d.d.d.d	LO_FREG	N BSEC	0007H	43# 114 135
FAR N DEC OCCUP: Z = 107 C = 107 <thc 107<="" =="" th=""> <thc 107<="" =="" th=""> <thc 107<<="" =="" td=""><td>FARK N BSEC 0000H 45 54 48 FSM N DSEC 0000H 45 54 48 R_FDASH N DSEC 0000H 45 54 48 R_FDASH N DSEC 0000H 35 89 134 R_FDASH N DSEC 0000H 33 85 134 R_FDASH N DSEC 0004H 31 89 134 R_FDASH N DSEC 0003H 37 97 141 R_FORN N DSEC 0020H 41 42 42 42 45 50 70 SUB_DIV N DSEC 0020H 75 78 104 87<70</td> 90 9 TOO N DSEC 0020H 41 42 42 42 47 90 9 TOO N DSEC 008H 55 59 104# 87<70</thc></thc></thc>	FARK N BSEC 0000H 45 54 48 FSM N DSEC 0000H 45 54 48 R_FDASH N DSEC 0000H 45 54 48 R_FDASH N DSEC 0000H 35 89 134 R_FDASH N DSEC 0000H 33 85 134 R_FDASH N DSEC 0004H 31 89 134 R_FDASH N DSEC 0003H 37 97 141 R_FORN N DSEC 0020H 41 42 42 42 45 50 70 SUB_DIV N DSEC 0020H 75 78 104 87<70				בט בו בנינים בייסט מו מבייב סס סה סב סי סס
FSW N DEEC CODDH 45 54 148 FDASH N DEEC CODDH 45 54 148 R FDASH N DEEC COACH 33# 86 88 136 R FTUR N DEEC COACH 33# 86 88 136 R TURN N DEEC COACH 35# 89 91 144 S FJURN N DEEC COACH 35# 89 91 144 S FAIL N DEEC COACH 37# 97 SUB_DIV N DEEC CO2CH 41# 42 43 62 69 70 104 105 106 TO N DEEC COBCH 59 59 104# THO N DEEC COBCH 53 59 THO N DEEC COBCH 55 UPDATE L CEEC COBCH 55 UPDATE L CEEC COBCH 55 69#	FSW N DSEC 0000H 45 54 148 R_DASH N DSEC 0040H 33# 86 88 136 R_PRNT N DSEC 0040H 33# 86 88 136 R_TURN N DSEC 0040H 37# 89 91 144 R_TURN N DSEC 0040H 37# 97 141 S_FALL N DSEC 0020H 41# 42 43 62 69 70 DSEC 0020H 41# 42 43 62 69 70 N DSEC 0020H 41# 42 43 62 69 70 TO N DSEC 0080H 53 99 TO N DSEC 0080H 53 TO N DS	PARK	N RSFG	H2600	
R_DASH N BSEC 00A0H 33# 86 88 136 R_FRNT N BSEC 0096H 31# 83 85 139 R_FRN N BSEC 0094H 24# 83 91 144 R_TURN N BSEC 0094H 24# 133 141 S_FAIL. N BSEC 00AH 27 97 97 S_FAIL. N BSEC 00AH 73 78 81 84 87 90 96 TO N BSEC 0020H 41# 42 43 62 69 70 104 105 106 TO N BSEC 0020H 41# 42 43 63 69 70 104 105 106 TO N BSEC 0020H 41# 42 68 104# TO N BSEC 008H 53 59 TO N BSEC 008H 54 59 TO N BSEC 008H 55 50 TO N BSEC 008H 55 50 TO N BSEC 008H	R_PASH N BSEC 0040H 33# 86 88 136 R_FRNT N BSEC 0042H 35# 89 91 144 RFEAR N BSEC 0042H 35# 89 91 144 S_FAIL N BSEC 0042H 37# 97 S_FAIL N BSEC 0043H 37# 97 S_FAIL N BSEC 0020H 41# 47 43 23 269 70 002 N DSEC 0020H 75 78 81 84 87 90 9 100 N DSEC 0087H 59 95 104# TOO N DSEC 0087H 59 TOO N DSEC 0080H 58 THO N	P.S.M.	N DSEC	HODOO	45 54 148
R_FRNT N BSEC 0096H 31# 83 85 139 R_TERR N BSEC 004H 31# 83 85 139 R_TORN N BSEC 004H 24# 133 141 S_FAIL N BSEC 004H 24# 133 141 S_FAIL N BSEC 004H 75 81 84 87 90 96 TO N BSEC 008H 59 59 104# TO N BSEC 008H 69 96 104# THO N DSEC 008H 69 96 THO N DSEC 008H 69 89 THO N DSEC 008H 69 80 THO N DSEC 008H 60 80 TH	R_FRNT N BSEC 0094H 31# 83 85 139 R_FRAR N BSEC 0042H 35# 89 91 144 R_TURN N BSEC 0042H 35# 89 91 144 S_FJLL N BSEC 0043H 24# 13 13 13 S_FAIL. N BSEC 0020H 41# 42 43 62 69 70 SUB_DIV N DSEC 0084H 57 58 81 84 87 90 9 TOOERV L CSEC 0080H 69 96 104# THO N DSEC 0080H 53 59 104# THO N DSEC 0080H 55 59 104# THO N DSEC 0080H 55 69# THO N DSEC 0080H 55 69# ASSEMBLY COMPLETE, NU ERRURS FOUND	R_DASH.	N BSEG	DOADH	33# B6 B8 136
REAR N BSEG 00A2H 35# 89 91 144 \$TURN N BSEG 0094H 24# 133 141 \$FAIL N BSEG 0094H 74# 133 141 \$FF1L N BSEG 0034H 74# 133 141 \$SF1L N BSEG 0084H 75 78 81 84 87 90 96 TOS N BSEG 0084H 75 78 81 84 87 90 96 TOS N DSEG 0084H 55 59 104# 105 106 THOD N DSEG 0084H 56 59 104# 105 106 THOD N DSEG 0084H 55 59 170 104 105 106 THOD N DSEG 0084H 55 59 170 104 105 106<	REAR N BSEG 0042H 35# 89 91 144 TURN N BSEG 0043H 37# 97 11 55 A1L N BSEG 0043H 37# 97 31 91 50 91 175 78 81 84 87 90 9 10 N BSEG 0020H 41# 42 43 62 69 70 10 N BSEG 0080H 53 59 10 N DSEG 0080H 53 59 10 N DSEG 0080H 53 59 10 N DSEG 0080H 53 10 N DSEG 0080H 53 10 N DSEG 0080H 53 10 N DSEG 0080H 53 10 N DSEG 0080H 53 110 N DSEG 0080H	RENT.	N BSEG	0096H	31# 83 85 139
R_TURN N BSEG 0094H 24# 133 141 Sub_DIV N BSEG 00A3H 27# 97 91 105 106 SUB_DIV N BSEG 00A3H 7# 97 81 84 87 90 96 T0 N BSEG 00B4H 75 78 81 84 87 90 96 T0 N BSEG 00B4H 75 78 81 84 87 90 96 T100 N BSEG 00B4H 55 59 96 96 96 96 96 96 97 90 96 96 97 90 96 96 96 96 96 96 96 96 97 96 96 96 96 96 96 96 96 96 97 96 96 96 97 96 96 96 96 96 96 96 96 96 96 97 96 96 96 96 96 96 96 96 96	A TURN N BSEG 0054H 24# 133 141 S_FAIL. N BSEG 0024H 37# 97 SUB_DI N DSEG 0024H 75 78 81 84 87 90 9 TO TO TO TO N DSEG 0085H 53 59 TO N DSEG 0085H 53 59 TO N DSEG 0085H 53 59 TO N DSEG 0085H 53 S S S S S S S S S S S S S	REAR	N BSEG	00A2H	35# 89 91 144
5 FAIL N BSEC 00A3H 37# 97 5.ULDIV NDEC 0020H 41# 42 43 62 69 70 104 105 106 10 N BSEC 0020H 41# 42 43 62 69 70 104 105 106 105ERV L CSEC 008H 59 96 104# 110 N DSEC 008H 59 110 N DSEC 008H 50 110 N DSEC 008H 50 10 N DSEC 008H 50 10 N DSEC 008H 50 N DSEC	S.FAIL. N BEEC 0023H 37# 97 500DIV N DEEG 0020H 41# 42 43 62 69 70 500_DIV N DEEG 0084H 75 78 81 84 87 90 9 100_N N DEEG 0084H 53 59 1100_N N DEEG 0084H 53 59 1100_N N DEEG 0089H 60 1100_N N DEEG 0089H 60 1100_N N DEEG 0089H 55 69# ASSEMBLY COMPLETE, NU ERRURS FOUND ASSEMBLY COMPLETE, NU ERRURS FOUND	R_TURN.	N BSEG	0094H	24# 133 141
TO BELTY N DEEG 0020H 41# 42 43 62 70 104 105 106 TO N BEG 008H 75 78 81 84 87 90 96 TO SERV L CSEG 008H 53 59 104# THO N DEEG 008H 53 59 104# THO N DEEG 008H 63 TMO N DEEG 008H 60 TMO N DEEG 008H 60 TMO N BEG 008H 65 UPDATE L CSEG 0034H 55 69# UPDATE L CSEG 0034H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	50B_DIV N DEC6 0020H 41# 42 43 62 69 70 705ERV L CEC6 0087H 69 75 78 81 84 87 90 9 7100 N DEC6 0086H 53 59 104# 7100 N DEC6 0089H 60 7100 N DEC6 0089H 65 7100 N DEC6 0089H 55 69# 7100 N BEC6 0089H 55 69# 7100 N BEC6 0034H 55 69# 7100 N DECC 003	S_FAIL.	N BSEG	HEVOO	37# 97
100. N BSEG 0084H 67 96 104# 47 90 96 105 N BSEG 0085H 67 96 104# 140 N BSEG 0085H 53 59 140 N BSEG 0085H 53 1700 N BSEC 0085H 55 1700 N BSEC 0085H 65 1700 N BSEC 0085H 65 1700 N BSEC 0085H 55 69# JPDATE L CSEG 0054H 55 69# JSEMBLY COMPLETE, NU ERRORS FOUND	10: N USEG 0.0444 3.5 1044 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0		N DSEG	0020H	41# 42 43 62 69 70 104 105 106
THO IL CSEG 00BH 65 96 104# THO N DSEC 00BCH 53 59 TLO N DSEC 00BCH 53 59 TMDD N DSEC 00B9H 60 TRO N DSEC 00BCH 65 TRO N DSEC 00BCH 65 JPDATE L CSEC 0054H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	TOSERV L CSEG 008FH 59 96 104# TLO N DSEG 008CH 53 59 104# TLO N DSEG 0089H 60 TMD N DSEG 008CH 55 69# JPDATE L CSEG 0054H 55 69# JPDATE L CSEG 0054H 55 69#	0	N BSEG	00B4H	75 78 81 84 87 90 46 47 57
THO . N DEEC 008CH 53 59 THO . N DEEC 008CH 53 59 THO . N DEEC 008CH 58 RRO . N BEEC 008CH 65 JPDATE L CSEC 0034H 55 69# ASEMBLY COMPLETE, NU ERRORS FOUND	THO N N DEE ONBCH 53 59 THOD N DEEC 008AH 58 THOD N DEEC 008AH 60 TRO N DEEC 0084H 55 69# JPDATE L CSEC 0034H 55 69# ASSEMBLY COMPLETE, NG ERRORS FOUND	TOSERV	L CSEG	008FH	69 96 104#
LUO . N DEEC 0084H 58 TMD N DSEC 0084H 65 TRO . N DSEC 0086H 65 JPDATE L CSEC 0034H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	LOO N DEEG 0084H 58 Modd N DEEG 0087H 60 FRO N DEEG 0087H 65 JPDATE L CSEG 0054H 55 69# JSSEMBLY COMPLETE, NU ERRURS FOUND	THO	N DSEC	008CH	53 59
THOD N DSEG 0089H 60 TRO N DSEC 008CH 55 JPDATE L CSEG 0054H 35 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	THOD N BEEG 00894 60 TRO: N BEEG 008CH 55 69# JPDATE L CSEG 0054H 55 69# ASSEMBLY COMPLETE, NG ERRORS FOUND	TLO	N DSEG	008AH	58
IRO N BSEG 008CH 55 JPDATE L CSEG 0054H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	IRO N BSEG 0034H 55 59# JPDATE L CSEG 0034H 55 59# ASSEMBLY COMPLETE, NU ERRURS FOUND		N DSEC	H6800	60
JPDATE L CSEG 0054H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	JPDATE L CSEG 0054H 55 69# ASSEMBLY COMPLETE, NU ERRORS FOUND	TRO	N BSEC	008CH	65
ASSEMBLY COMPLETE, NU ERRURS FOUND	ASSEMBLY COMPLETE, NG ERRORS FOUND	UPDATE	L CSEG	0054H	55 69#
ASSEMBLY COMPLETE, NG ERRORS FOUND	ASSEMBLY COMPLETE, NU ERRORS FOUND				
		ASSEMBLY	COMPLETE	NO ERI	RDRS FOUND
203830-22					203830-29

INTEL CORPORATION, 2200 Mission College Blvd., Santa Clara, CA 95052; Tel. (408) 765-8080 INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696 000 INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511

Printed in U.S.A./xxxx/0296/B10M/xx xx